Macros
#define	PWM_CNT_COUNT (4U)

#define	PWM_INIT_COUNT (4U)

#define	PWM_CTRL2_COUNT (4U)

#define	PWM_CTRL_COUNT (4U)

#define	PWM_VAL0_COUNT (4U)

#define	PWM_FRACVAL1_COUNT (4U)

#define	PWM_VAL1_COUNT (4U)

#define	PWM_FRACVAL2_COUNT (4U)

#define	PWM_VAL2_COUNT (4U)

#define	PWM_FRACVAL3_COUNT (4U)

#define	PWM_VAL3_COUNT (4U)

#define	PWM_FRACVAL4_COUNT (4U)

#define	PWM_VAL4_COUNT (4U)

#define	PWM_FRACVAL5_COUNT (4U)

#define	PWM_VAL5_COUNT (4U)

#define	PWM_FRCTRL_COUNT (4U)

#define	PWM_OCTRL_COUNT (4U)

#define	PWM_STS_COUNT (4U)

#define	PWM_INTEN_COUNT (4U)

#define	PWM_DMAEN_COUNT (4U)

#define	PWM_TCTRL_COUNT (4U)

#define	PWM_DISMAP_COUNT (4U)

#define	PWM_DISMAP_COUNT2 (2U)

#define	PWM_DTCNT0_COUNT (4U)

#define	PWM_DTCNT1_COUNT (4U)

#define	PWM_CAPTCTRLA_COUNT (4U)

#define	PWM_CAPTCOMPA_COUNT (4U)

#define	PWM_CAPTCTRLB_COUNT (4U)

#define	PWM_CAPTCOMPB_COUNT (4U)

#define	PWM_CAPTCTRLX_COUNT (4U)

#define	PWM_CAPTCOMPX_COUNT (4U)

#define	PWM_CVAL0_COUNT (4U)

#define	PWM_CVAL0CYC_COUNT (4U)

#define	PWM_CVAL1_COUNT (4U)

#define	PWM_CVAL1CYC_COUNT (4U)

#define	PWM_CVAL2_COUNT (4U)

#define	PWM_CVAL2CYC_COUNT (4U)

#define	PWM_CVAL3_COUNT (4U)

#define	PWM_CVAL3CYC_COUNT (4U)

#define	PWM_CVAL4_COUNT (4U)

#define	PWM_CVAL4CYC_COUNT (4U)

#define	PWM_CVAL5_COUNT (4U)

#define	PWM_CVAL5CYC_COUNT (4U)

#define	PWM_CNT_COUNT (4U)

#define	PWM_INIT_COUNT (4U)

#define	PWM_CTRL2_COUNT (4U)

#define	PWM_CTRL_COUNT (4U)

#define	PWM_VAL0_COUNT (4U)

#define	PWM_FRACVAL1_COUNT (4U)

#define	PWM_VAL1_COUNT (4U)

#define	PWM_FRACVAL2_COUNT (4U)

#define	PWM_VAL2_COUNT (4U)

#define	PWM_FRACVAL3_COUNT (4U)

#define	PWM_VAL3_COUNT (4U)

#define	PWM_FRACVAL4_COUNT (4U)

#define	PWM_VAL4_COUNT (4U)

#define	PWM_FRACVAL5_COUNT (4U)

#define	PWM_VAL5_COUNT (4U)

#define	PWM_FRCTRL_COUNT (4U)

#define	PWM_OCTRL_COUNT (4U)

#define	PWM_STS_COUNT (4U)

#define	PWM_INTEN_COUNT (4U)

#define	PWM_DMAEN_COUNT (4U)

#define	PWM_TCTRL_COUNT (4U)

#define	PWM_DISMAP_COUNT (4U)

#define	PWM_DISMAP_COUNT2 (1U)

#define	PWM_DTCNT0_COUNT (4U)

#define	PWM_DTCNT1_COUNT (4U)

#define	PWM_CAPTCTRLA_COUNT (4U)

#define	PWM_CAPTCOMPA_COUNT (4U)

#define	PWM_CAPTCTRLB_COUNT (4U)

#define	PWM_CAPTCOMPB_COUNT (4U)

#define	PWM_CAPTCTRLX_COUNT (4U)

#define	PWM_CAPTCOMPX_COUNT (4U)

#define	PWM_CVAL0_COUNT (4U)

#define	PWM_CVAL0CYC_COUNT (4U)

#define	PWM_CVAL1_COUNT (4U)

#define	PWM_CVAL1CYC_COUNT (4U)

#define	PWM_CVAL2_COUNT (4U)

#define	PWM_CVAL2CYC_COUNT (4U)

#define	PWM_CVAL3_COUNT (4U)

#define	PWM_CVAL3CYC_COUNT (4U)

#define	PWM_CVAL4_COUNT (4U)

#define	PWM_CVAL4CYC_COUNT (4U)

#define	PWM_CVAL5_COUNT (4U)

#define	PWM_CVAL5CYC_COUNT (4U)

#define	PWM_CNT_COUNT (4U)

#define	PWM_INIT_COUNT (4U)

#define	PWM_CTRL2_COUNT (4U)

#define	PWM_CTRL_COUNT (4U)

#define	PWM_VAL0_COUNT (4U)

#define	PWM_FRACVAL1_COUNT (4U)

#define	PWM_VAL1_COUNT (4U)

#define	PWM_FRACVAL2_COUNT (4U)

#define	PWM_VAL2_COUNT (4U)

#define	PWM_FRACVAL3_COUNT (4U)

#define	PWM_VAL3_COUNT (4U)

#define	PWM_FRACVAL4_COUNT (4U)

#define	PWM_VAL4_COUNT (4U)

#define	PWM_FRACVAL5_COUNT (4U)

#define	PWM_VAL5_COUNT (4U)

#define	PWM_FRCTRL_COUNT (4U)

#define	PWM_OCTRL_COUNT (4U)

#define	PWM_STS_COUNT (4U)

#define	PWM_INTEN_COUNT (4U)

#define	PWM_DMAEN_COUNT (4U)

#define	PWM_TCTRL_COUNT (4U)

#define	PWM_DISMAP_COUNT (4U)

#define	PWM_DISMAP_COUNT2 (1U)

#define	PWM_DTCNT0_COUNT (4U)

#define	PWM_DTCNT1_COUNT (4U)

#define	PWM_CAPTCTRLA_COUNT (4U)

#define	PWM_CAPTCOMPA_COUNT (4U)

#define	PWM_CAPTCTRLB_COUNT (4U)

#define	PWM_CAPTCOMPB_COUNT (4U)

#define	PWM_CAPTCTRLX_COUNT (4U)

#define	PWM_CAPTCOMPX_COUNT (4U)

#define	PWM_CVAL0_COUNT (4U)

#define	PWM_CVAL0CYC_COUNT (4U)

#define	PWM_CVAL1_COUNT (4U)

#define	PWM_CVAL1CYC_COUNT (4U)

#define	PWM_CVAL2_COUNT (4U)

#define	PWM_CVAL2CYC_COUNT (4U)

#define	PWM_CVAL3_COUNT (4U)

#define	PWM_CVAL3CYC_COUNT (4U)

#define	PWM_CVAL4_COUNT (4U)

#define	PWM_CVAL4CYC_COUNT (4U)

#define	PWM_CVAL5_COUNT (4U)

#define	PWM_CVAL5CYC_COUNT (4U)

CNT - Counter Register
#define	PWM_CNT_CNT_MASK (0xFFFFU)

#define	PWM_CNT_CNT_SHIFT (0U)

#define	PWM_CNT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)

INIT - Initial Count Register
#define	PWM_INIT_INIT_MASK (0xFFFFU)

#define	PWM_INIT_INIT_SHIFT (0U)

#define	PWM_INIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)

CTRL2 - Control 2 Register
#define	PWM_CTRL2_CLK_SEL_MASK (0x3U)

#define	PWM_CTRL2_CLK_SEL_SHIFT (0U)

#define	PWM_CTRL2_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)

#define	PWM_CTRL2_RELOAD_SEL_MASK (0x4U)

#define	PWM_CTRL2_RELOAD_SEL_SHIFT (2U)

#define	PWM_CTRL2_RELOAD_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)

#define	PWM_CTRL2_FORCE_SEL_MASK (0x38U)

#define	PWM_CTRL2_FORCE_SEL_SHIFT (3U)

#define	PWM_CTRL2_FORCE_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)

#define	PWM_CTRL2_FORCE_MASK (0x40U)

#define	PWM_CTRL2_FORCE_SHIFT (6U)

#define	PWM_CTRL2_FORCE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)

#define	PWM_CTRL2_FRCEN_MASK (0x80U)

#define	PWM_CTRL2_FRCEN_SHIFT (7U)

#define	PWM_CTRL2_FRCEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)

#define	PWM_CTRL2_INIT_SEL_MASK (0x300U)

#define	PWM_CTRL2_INIT_SEL_SHIFT (8U)

#define	PWM_CTRL2_INIT_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)

#define	PWM_CTRL2_PWMX_INIT_MASK (0x400U)

#define	PWM_CTRL2_PWMX_INIT_SHIFT (10U)

#define	PWM_CTRL2_PWMX_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)

#define	PWM_CTRL2_PWM45_INIT_MASK (0x800U)

#define	PWM_CTRL2_PWM45_INIT_SHIFT (11U)

#define	PWM_CTRL2_PWM45_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)

#define	PWM_CTRL2_PWM23_INIT_MASK (0x1000U)

#define	PWM_CTRL2_PWM23_INIT_SHIFT (12U)

#define	PWM_CTRL2_PWM23_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)

#define	PWM_CTRL2_INDEP_MASK (0x2000U)

#define	PWM_CTRL2_INDEP_SHIFT (13U)

#define	PWM_CTRL2_INDEP(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)

#define	PWM_CTRL2_WAITEN_MASK (0x4000U)

#define	PWM_CTRL2_WAITEN_SHIFT (14U)

#define	PWM_CTRL2_WAITEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)

#define	PWM_CTRL2_DBGEN_MASK (0x8000U)

#define	PWM_CTRL2_DBGEN_SHIFT (15U)

#define	PWM_CTRL2_DBGEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)

CTRL - Control Register
#define	PWM_CTRL_DBLEN_MASK (0x1U)

#define	PWM_CTRL_DBLEN_SHIFT (0U)

#define	PWM_CTRL_DBLEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)

#define	PWM_CTRL_DBLX_MASK (0x2U)

#define	PWM_CTRL_DBLX_SHIFT (1U)

#define	PWM_CTRL_DBLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)

#define	PWM_CTRL_LDMOD_MASK (0x4U)

#define	PWM_CTRL_LDMOD_SHIFT (2U)

#define	PWM_CTRL_LDMOD(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)

#define	PWM_CTRL_SPLIT_MASK (0x8U)

#define	PWM_CTRL_SPLIT_SHIFT (3U)

#define	PWM_CTRL_SPLIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)

#define	PWM_CTRL_PRSC_MASK (0x70U)

#define	PWM_CTRL_PRSC_SHIFT (4U)

#define	PWM_CTRL_PRSC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)

#define	PWM_CTRL_COMPMODE_MASK (0x80U)

#define	PWM_CTRL_COMPMODE_SHIFT (7U)

#define	PWM_CTRL_COMPMODE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)

#define	PWM_CTRL_DT_MASK (0x300U)

#define	PWM_CTRL_DT_SHIFT (8U)

#define	PWM_CTRL_DT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)

#define	PWM_CTRL_FULL_MASK (0x400U)

#define	PWM_CTRL_FULL_SHIFT (10U)

#define	PWM_CTRL_FULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)

#define	PWM_CTRL_HALF_MASK (0x800U)

#define	PWM_CTRL_HALF_SHIFT (11U)

#define	PWM_CTRL_HALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)

#define	PWM_CTRL_LDFQ_MASK (0xF000U)

#define	PWM_CTRL_LDFQ_SHIFT (12U)

#define	PWM_CTRL_LDFQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)

VAL0 - Value Register 0
#define	PWM_VAL0_VAL0_MASK (0xFFFFU)

#define	PWM_VAL0_VAL0_SHIFT (0U)

#define	PWM_VAL0_VAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)

FRACVAL1 - Fractional Value Register 1
#define	PWM_FRACVAL1_FRACVAL1_MASK (0xF800U)

#define	PWM_FRACVAL1_FRACVAL1_SHIFT (11U)

#define	PWM_FRACVAL1_FRACVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)

VAL1 - Value Register 1
#define	PWM_VAL1_VAL1_MASK (0xFFFFU)

#define	PWM_VAL1_VAL1_SHIFT (0U)

#define	PWM_VAL1_VAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)

FRACVAL2 - Fractional Value Register 2
#define	PWM_FRACVAL2_FRACVAL2_MASK (0xF800U)

#define	PWM_FRACVAL2_FRACVAL2_SHIFT (11U)

#define	PWM_FRACVAL2_FRACVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)

VAL2 - Value Register 2
#define	PWM_VAL2_VAL2_MASK (0xFFFFU)

#define	PWM_VAL2_VAL2_SHIFT (0U)

#define	PWM_VAL2_VAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)

FRACVAL3 - Fractional Value Register 3
#define	PWM_FRACVAL3_FRACVAL3_MASK (0xF800U)

#define	PWM_FRACVAL3_FRACVAL3_SHIFT (11U)

#define	PWM_FRACVAL3_FRACVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)

VAL3 - Value Register 3
#define	PWM_VAL3_VAL3_MASK (0xFFFFU)

#define	PWM_VAL3_VAL3_SHIFT (0U)

#define	PWM_VAL3_VAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)

FRACVAL4 - Fractional Value Register 4
#define	PWM_FRACVAL4_FRACVAL4_MASK (0xF800U)

#define	PWM_FRACVAL4_FRACVAL4_SHIFT (11U)

#define	PWM_FRACVAL4_FRACVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)

VAL4 - Value Register 4
#define	PWM_VAL4_VAL4_MASK (0xFFFFU)

#define	PWM_VAL4_VAL4_SHIFT (0U)

#define	PWM_VAL4_VAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)

FRACVAL5 - Fractional Value Register 5
#define	PWM_FRACVAL5_FRACVAL5_MASK (0xF800U)

#define	PWM_FRACVAL5_FRACVAL5_SHIFT (11U)

#define	PWM_FRACVAL5_FRACVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)

VAL5 - Value Register 5
#define	PWM_VAL5_VAL5_MASK (0xFFFFU)

#define	PWM_VAL5_VAL5_SHIFT (0U)

#define	PWM_VAL5_VAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)

FRCTRL - Fractional Control Register
#define	PWM_FRCTRL_FRAC1_EN_MASK (0x2U)

#define	PWM_FRCTRL_FRAC1_EN_SHIFT (1U)

#define	PWM_FRCTRL_FRAC1_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)

#define	PWM_FRCTRL_FRAC23_EN_MASK (0x4U)

#define	PWM_FRCTRL_FRAC23_EN_SHIFT (2U)

#define	PWM_FRCTRL_FRAC23_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)

#define	PWM_FRCTRL_FRAC45_EN_MASK (0x10U)

#define	PWM_FRCTRL_FRAC45_EN_SHIFT (4U)

#define	PWM_FRCTRL_FRAC45_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)

#define	PWM_FRCTRL_FRAC_PU_MASK (0x100U)

#define	PWM_FRCTRL_FRAC_PU_SHIFT (8U)

#define	PWM_FRCTRL_FRAC_PU(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC_PU_SHIFT)) & PWM_FRCTRL_FRAC_PU_MASK)

#define	PWM_FRCTRL_TEST_MASK (0x8000U)

#define	PWM_FRCTRL_TEST_SHIFT (15U)

#define	PWM_FRCTRL_TEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)

OCTRL - Output Control Register
#define	PWM_OCTRL_PWMXFS_MASK (0x3U)

#define	PWM_OCTRL_PWMXFS_SHIFT (0U)

#define	PWM_OCTRL_PWMXFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)

#define	PWM_OCTRL_PWMBFS_MASK (0xCU)

#define	PWM_OCTRL_PWMBFS_SHIFT (2U)

#define	PWM_OCTRL_PWMBFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)

#define	PWM_OCTRL_PWMAFS_MASK (0x30U)

#define	PWM_OCTRL_PWMAFS_SHIFT (4U)

#define	PWM_OCTRL_PWMAFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)

#define	PWM_OCTRL_POLX_MASK (0x100U)

#define	PWM_OCTRL_POLX_SHIFT (8U)

#define	PWM_OCTRL_POLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)

#define	PWM_OCTRL_POLB_MASK (0x200U)

#define	PWM_OCTRL_POLB_SHIFT (9U)

#define	PWM_OCTRL_POLB(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)

#define	PWM_OCTRL_POLA_MASK (0x400U)

#define	PWM_OCTRL_POLA_SHIFT (10U)

#define	PWM_OCTRL_POLA(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)

#define	PWM_OCTRL_PWMX_IN_MASK (0x2000U)

#define	PWM_OCTRL_PWMX_IN_SHIFT (13U)

#define	PWM_OCTRL_PWMX_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)

#define	PWM_OCTRL_PWMB_IN_MASK (0x4000U)

#define	PWM_OCTRL_PWMB_IN_SHIFT (14U)

#define	PWM_OCTRL_PWMB_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)

#define	PWM_OCTRL_PWMA_IN_MASK (0x8000U)

#define	PWM_OCTRL_PWMA_IN_SHIFT (15U)

#define	PWM_OCTRL_PWMA_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)

STS - Status Register
#define	PWM_STS_CMPF_MASK (0x3FU)

#define	PWM_STS_CMPF_SHIFT (0U)

#define	PWM_STS_CMPF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)

#define	PWM_STS_CFX0_MASK (0x40U)

#define	PWM_STS_CFX0_SHIFT (6U)

#define	PWM_STS_CFX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)

#define	PWM_STS_CFX1_MASK (0x80U)

#define	PWM_STS_CFX1_SHIFT (7U)

#define	PWM_STS_CFX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)

#define	PWM_STS_CFB0_MASK (0x100U)

#define	PWM_STS_CFB0_SHIFT (8U)

#define	PWM_STS_CFB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)

#define	PWM_STS_CFB1_MASK (0x200U)

#define	PWM_STS_CFB1_SHIFT (9U)

#define	PWM_STS_CFB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)

#define	PWM_STS_CFA0_MASK (0x400U)

#define	PWM_STS_CFA0_SHIFT (10U)

#define	PWM_STS_CFA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)

#define	PWM_STS_CFA1_MASK (0x800U)

#define	PWM_STS_CFA1_SHIFT (11U)

#define	PWM_STS_CFA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)

#define	PWM_STS_RF_MASK (0x1000U)

#define	PWM_STS_RF_SHIFT (12U)

#define	PWM_STS_RF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)

#define	PWM_STS_REF_MASK (0x2000U)

#define	PWM_STS_REF_SHIFT (13U)

#define	PWM_STS_REF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)

#define	PWM_STS_RUF_MASK (0x4000U)

#define	PWM_STS_RUF_SHIFT (14U)

#define	PWM_STS_RUF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)

INTEN - Interrupt Enable Register
#define	PWM_INTEN_CMPIE_MASK (0x3FU)

#define	PWM_INTEN_CMPIE_SHIFT (0U)

#define	PWM_INTEN_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)

#define	PWM_INTEN_CX0IE_MASK (0x40U)

#define	PWM_INTEN_CX0IE_SHIFT (6U)

#define	PWM_INTEN_CX0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)

#define	PWM_INTEN_CX1IE_MASK (0x80U)

#define	PWM_INTEN_CX1IE_SHIFT (7U)

#define	PWM_INTEN_CX1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)

#define	PWM_INTEN_CB0IE_MASK (0x100U)

#define	PWM_INTEN_CB0IE_SHIFT (8U)

#define	PWM_INTEN_CB0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)

#define	PWM_INTEN_CB1IE_MASK (0x200U)

#define	PWM_INTEN_CB1IE_SHIFT (9U)

#define	PWM_INTEN_CB1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)

#define	PWM_INTEN_CA0IE_MASK (0x400U)

#define	PWM_INTEN_CA0IE_SHIFT (10U)

#define	PWM_INTEN_CA0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)

#define	PWM_INTEN_CA1IE_MASK (0x800U)

#define	PWM_INTEN_CA1IE_SHIFT (11U)

#define	PWM_INTEN_CA1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)

#define	PWM_INTEN_RIE_MASK (0x1000U)

#define	PWM_INTEN_RIE_SHIFT (12U)

#define	PWM_INTEN_RIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)

#define	PWM_INTEN_REIE_MASK (0x2000U)

#define	PWM_INTEN_REIE_SHIFT (13U)

#define	PWM_INTEN_REIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)

DMAEN - DMA Enable Register
#define	PWM_DMAEN_CX0DE_MASK (0x1U)

#define	PWM_DMAEN_CX0DE_SHIFT (0U)

#define	PWM_DMAEN_CX0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)

#define	PWM_DMAEN_CX1DE_MASK (0x2U)

#define	PWM_DMAEN_CX1DE_SHIFT (1U)

#define	PWM_DMAEN_CX1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)

#define	PWM_DMAEN_CB0DE_MASK (0x4U)

#define	PWM_DMAEN_CB0DE_SHIFT (2U)

#define	PWM_DMAEN_CB0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)

#define	PWM_DMAEN_CB1DE_MASK (0x8U)

#define	PWM_DMAEN_CB1DE_SHIFT (3U)

#define	PWM_DMAEN_CB1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)

#define	PWM_DMAEN_CA0DE_MASK (0x10U)

#define	PWM_DMAEN_CA0DE_SHIFT (4U)

#define	PWM_DMAEN_CA0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)

#define	PWM_DMAEN_CA1DE_MASK (0x20U)

#define	PWM_DMAEN_CA1DE_SHIFT (5U)

#define	PWM_DMAEN_CA1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)

#define	PWM_DMAEN_CAPTDE_MASK (0xC0U)

#define	PWM_DMAEN_CAPTDE_SHIFT (6U)

#define	PWM_DMAEN_CAPTDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)

#define	PWM_DMAEN_FAND_MASK (0x100U)

#define	PWM_DMAEN_FAND_SHIFT (8U)

#define	PWM_DMAEN_FAND(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)

#define	PWM_DMAEN_VALDE_MASK (0x200U)

#define	PWM_DMAEN_VALDE_SHIFT (9U)

#define	PWM_DMAEN_VALDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)

TCTRL - Output Trigger Control Register
#define	PWM_TCTRL_OUT_TRIG_EN_MASK (0x3FU)

#define	PWM_TCTRL_OUT_TRIG_EN_SHIFT (0U)

#define	PWM_TCTRL_OUT_TRIG_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)

#define	PWM_TCTRL_TRGFRQ_MASK (0x1000U)

#define	PWM_TCTRL_TRGFRQ_SHIFT (12U)

#define	PWM_TCTRL_TRGFRQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)

#define	PWM_TCTRL_PWBOT1_MASK (0x4000U)

#define	PWM_TCTRL_PWBOT1_SHIFT (14U)

#define	PWM_TCTRL_PWBOT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)

#define	PWM_TCTRL_PWAOT0_MASK (0x8000U)

#define	PWM_TCTRL_PWAOT0_SHIFT (15U)

#define	PWM_TCTRL_PWAOT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)

DISMAP - Fault Disable Mapping Register 0..Fault Disable Mapping Register 1
#define	PWM_DISMAP_DIS0A_MASK (0xFU)

#define	PWM_DISMAP_DIS0A_SHIFT (0U)

#define	PWM_DISMAP_DIS0A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)

#define	PWM_DISMAP_DIS1A_MASK (0xFU)

#define	PWM_DISMAP_DIS1A_SHIFT (0U)

#define	PWM_DISMAP_DIS1A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1A_SHIFT)) & PWM_DISMAP_DIS1A_MASK)

#define	PWM_DISMAP_DIS0B_MASK (0xF0U)

#define	PWM_DISMAP_DIS0B_SHIFT (4U)

#define	PWM_DISMAP_DIS0B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)

#define	PWM_DISMAP_DIS1B_MASK (0xF0U)

#define	PWM_DISMAP_DIS1B_SHIFT (4U)

#define	PWM_DISMAP_DIS1B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1B_SHIFT)) & PWM_DISMAP_DIS1B_MASK)

#define	PWM_DISMAP_DIS0X_MASK (0xF00U)

#define	PWM_DISMAP_DIS0X_SHIFT (8U)

#define	PWM_DISMAP_DIS0X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)

#define	PWM_DISMAP_DIS1X_MASK (0xF00U)

#define	PWM_DISMAP_DIS1X_SHIFT (8U)

#define	PWM_DISMAP_DIS1X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1X_SHIFT)) & PWM_DISMAP_DIS1X_MASK)

DTCNT0 - Deadtime Count Register 0
#define	PWM_DTCNT0_DTCNT0_MASK (0xFFFFU)

#define	PWM_DTCNT0_DTCNT0_SHIFT (0U)

#define	PWM_DTCNT0_DTCNT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)

DTCNT1 - Deadtime Count Register 1
#define	PWM_DTCNT1_DTCNT1_MASK (0xFFFFU)

#define	PWM_DTCNT1_DTCNT1_SHIFT (0U)

#define	PWM_DTCNT1_DTCNT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)

CAPTCTRLA - Capture Control A Register
#define	PWM_CAPTCTRLA_ARMA_MASK (0x1U)

#define	PWM_CAPTCTRLA_ARMA_SHIFT (0U)

#define	PWM_CAPTCTRLA_ARMA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)

#define	PWM_CAPTCTRLA_ONESHOTA_MASK (0x2U)

#define	PWM_CAPTCTRLA_ONESHOTA_SHIFT (1U)

#define	PWM_CAPTCTRLA_ONESHOTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)

#define	PWM_CAPTCTRLA_EDGA0_MASK (0xCU)

#define	PWM_CAPTCTRLA_EDGA0_SHIFT (2U)

#define	PWM_CAPTCTRLA_EDGA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)

#define	PWM_CAPTCTRLA_EDGA1_MASK (0x30U)

#define	PWM_CAPTCTRLA_EDGA1_SHIFT (4U)

#define	PWM_CAPTCTRLA_EDGA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)

#define	PWM_CAPTCTRLA_INP_SELA_MASK (0x40U)

#define	PWM_CAPTCTRLA_INP_SELA_SHIFT (6U)

#define	PWM_CAPTCTRLA_INP_SELA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)

#define	PWM_CAPTCTRLA_EDGCNTA_EN_MASK (0x80U)

#define	PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT (7U)

#define	PWM_CAPTCTRLA_EDGCNTA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)

#define	PWM_CAPTCTRLA_CFAWM_MASK (0x300U)

#define	PWM_CAPTCTRLA_CFAWM_SHIFT (8U)

#define	PWM_CAPTCTRLA_CFAWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)

#define	PWM_CAPTCTRLA_CA0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLA_CA0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLA_CA0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)

#define	PWM_CAPTCTRLA_CA1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLA_CA1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLA_CA1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)

CAPTCOMPA - Capture Compare A Register
#define	PWM_CAPTCOMPA_EDGCMPA_MASK (0xFFU)

#define	PWM_CAPTCOMPA_EDGCMPA_SHIFT (0U)

#define	PWM_CAPTCOMPA_EDGCMPA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)

#define	PWM_CAPTCOMPA_EDGCNTA_MASK (0xFF00U)

#define	PWM_CAPTCOMPA_EDGCNTA_SHIFT (8U)

#define	PWM_CAPTCOMPA_EDGCNTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)

CAPTCTRLB - Capture Control B Register
#define	PWM_CAPTCTRLB_ARMB_MASK (0x1U)

#define	PWM_CAPTCTRLB_ARMB_SHIFT (0U)

#define	PWM_CAPTCTRLB_ARMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)

#define	PWM_CAPTCTRLB_ONESHOTB_MASK (0x2U)

#define	PWM_CAPTCTRLB_ONESHOTB_SHIFT (1U)

#define	PWM_CAPTCTRLB_ONESHOTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)

#define	PWM_CAPTCTRLB_EDGB0_MASK (0xCU)

#define	PWM_CAPTCTRLB_EDGB0_SHIFT (2U)

#define	PWM_CAPTCTRLB_EDGB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)

#define	PWM_CAPTCTRLB_EDGB1_MASK (0x30U)

#define	PWM_CAPTCTRLB_EDGB1_SHIFT (4U)

#define	PWM_CAPTCTRLB_EDGB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)

#define	PWM_CAPTCTRLB_INP_SELB_MASK (0x40U)

#define	PWM_CAPTCTRLB_INP_SELB_SHIFT (6U)

#define	PWM_CAPTCTRLB_INP_SELB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)

#define	PWM_CAPTCTRLB_EDGCNTB_EN_MASK (0x80U)

#define	PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT (7U)

#define	PWM_CAPTCTRLB_EDGCNTB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)

#define	PWM_CAPTCTRLB_CFBWM_MASK (0x300U)

#define	PWM_CAPTCTRLB_CFBWM_SHIFT (8U)

#define	PWM_CAPTCTRLB_CFBWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)

#define	PWM_CAPTCTRLB_CB0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLB_CB0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLB_CB0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)

#define	PWM_CAPTCTRLB_CB1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLB_CB1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLB_CB1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)

CAPTCOMPB - Capture Compare B Register
#define	PWM_CAPTCOMPB_EDGCMPB_MASK (0xFFU)

#define	PWM_CAPTCOMPB_EDGCMPB_SHIFT (0U)

#define	PWM_CAPTCOMPB_EDGCMPB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)

#define	PWM_CAPTCOMPB_EDGCNTB_MASK (0xFF00U)

#define	PWM_CAPTCOMPB_EDGCNTB_SHIFT (8U)

#define	PWM_CAPTCOMPB_EDGCNTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)

CAPTCTRLX - Capture Control X Register
#define	PWM_CAPTCTRLX_ARMX_MASK (0x1U)

#define	PWM_CAPTCTRLX_ARMX_SHIFT (0U)

#define	PWM_CAPTCTRLX_ARMX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)

#define	PWM_CAPTCTRLX_ONESHOTX_MASK (0x2U)

#define	PWM_CAPTCTRLX_ONESHOTX_SHIFT (1U)

#define	PWM_CAPTCTRLX_ONESHOTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)

#define	PWM_CAPTCTRLX_EDGX0_MASK (0xCU)

#define	PWM_CAPTCTRLX_EDGX0_SHIFT (2U)

#define	PWM_CAPTCTRLX_EDGX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)

#define	PWM_CAPTCTRLX_EDGX1_MASK (0x30U)

#define	PWM_CAPTCTRLX_EDGX1_SHIFT (4U)

#define	PWM_CAPTCTRLX_EDGX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)

#define	PWM_CAPTCTRLX_INP_SELX_MASK (0x40U)

#define	PWM_CAPTCTRLX_INP_SELX_SHIFT (6U)

#define	PWM_CAPTCTRLX_INP_SELX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)

#define	PWM_CAPTCTRLX_EDGCNTX_EN_MASK (0x80U)

#define	PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT (7U)

#define	PWM_CAPTCTRLX_EDGCNTX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)

#define	PWM_CAPTCTRLX_CFXWM_MASK (0x300U)

#define	PWM_CAPTCTRLX_CFXWM_SHIFT (8U)

#define	PWM_CAPTCTRLX_CFXWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)

#define	PWM_CAPTCTRLX_CX0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLX_CX0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLX_CX0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)

#define	PWM_CAPTCTRLX_CX1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLX_CX1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLX_CX1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)

CAPTCOMPX - Capture Compare X Register
#define	PWM_CAPTCOMPX_EDGCMPX_MASK (0xFFU)

#define	PWM_CAPTCOMPX_EDGCMPX_SHIFT (0U)

#define	PWM_CAPTCOMPX_EDGCMPX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)

#define	PWM_CAPTCOMPX_EDGCNTX_MASK (0xFF00U)

#define	PWM_CAPTCOMPX_EDGCNTX_SHIFT (8U)

#define	PWM_CAPTCOMPX_EDGCNTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)

CVAL0 - Capture Value 0 Register
#define	PWM_CVAL0_CAPTVAL0_MASK (0xFFFFU)

#define	PWM_CVAL0_CAPTVAL0_SHIFT (0U)

#define	PWM_CVAL0_CAPTVAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)

CVAL0CYC - Capture Value 0 Cycle Register
#define	PWM_CVAL0CYC_CVAL0CYC_MASK (0xFU)

#define	PWM_CVAL0CYC_CVAL0CYC_SHIFT (0U)

#define	PWM_CVAL0CYC_CVAL0CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)

CVAL1 - Capture Value 1 Register
#define	PWM_CVAL1_CAPTVAL1_MASK (0xFFFFU)

#define	PWM_CVAL1_CAPTVAL1_SHIFT (0U)

#define	PWM_CVAL1_CAPTVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)

CVAL1CYC - Capture Value 1 Cycle Register
#define	PWM_CVAL1CYC_CVAL1CYC_MASK (0xFU)

#define	PWM_CVAL1CYC_CVAL1CYC_SHIFT (0U)

#define	PWM_CVAL1CYC_CVAL1CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)

CVAL2 - Capture Value 2 Register
#define	PWM_CVAL2_CAPTVAL2_MASK (0xFFFFU)

#define	PWM_CVAL2_CAPTVAL2_SHIFT (0U)

#define	PWM_CVAL2_CAPTVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)

CVAL2CYC - Capture Value 2 Cycle Register
#define	PWM_CVAL2CYC_CVAL2CYC_MASK (0xFU)

#define	PWM_CVAL2CYC_CVAL2CYC_SHIFT (0U)

#define	PWM_CVAL2CYC_CVAL2CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)

CVAL3 - Capture Value 3 Register
#define	PWM_CVAL3_CAPTVAL3_MASK (0xFFFFU)

#define	PWM_CVAL3_CAPTVAL3_SHIFT (0U)

#define	PWM_CVAL3_CAPTVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)

CVAL3CYC - Capture Value 3 Cycle Register
#define	PWM_CVAL3CYC_CVAL3CYC_MASK (0xFU)

#define	PWM_CVAL3CYC_CVAL3CYC_SHIFT (0U)

#define	PWM_CVAL3CYC_CVAL3CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)

CVAL4 - Capture Value 4 Register
#define	PWM_CVAL4_CAPTVAL4_MASK (0xFFFFU)

#define	PWM_CVAL4_CAPTVAL4_SHIFT (0U)

#define	PWM_CVAL4_CAPTVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)

CVAL4CYC - Capture Value 4 Cycle Register
#define	PWM_CVAL4CYC_CVAL4CYC_MASK (0xFU)

#define	PWM_CVAL4CYC_CVAL4CYC_SHIFT (0U)

#define	PWM_CVAL4CYC_CVAL4CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)

CVAL5 - Capture Value 5 Register
#define	PWM_CVAL5_CAPTVAL5_MASK (0xFFFFU)

#define	PWM_CVAL5_CAPTVAL5_SHIFT (0U)

#define	PWM_CVAL5_CAPTVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)

CVAL5CYC - Capture Value 5 Cycle Register
#define	PWM_CVAL5CYC_CVAL5CYC_MASK (0xFU)

#define	PWM_CVAL5CYC_CVAL5CYC_SHIFT (0U)

#define	PWM_CVAL5CYC_CVAL5CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)

OUTEN - Output Enable Register
#define	PWM_OUTEN_PWMX_EN_MASK (0xFU)

#define	PWM_OUTEN_PWMX_EN_SHIFT (0U)

#define	PWM_OUTEN_PWMX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)

#define	PWM_OUTEN_PWMB_EN_MASK (0xF0U)

#define	PWM_OUTEN_PWMB_EN_SHIFT (4U)

#define	PWM_OUTEN_PWMB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)

#define	PWM_OUTEN_PWMA_EN_MASK (0xF00U)

#define	PWM_OUTEN_PWMA_EN_SHIFT (8U)

#define	PWM_OUTEN_PWMA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)

MASK - Mask Register
#define	PWM_MASK_MASKX_MASK (0xFU)

#define	PWM_MASK_MASKX_SHIFT (0U)

#define	PWM_MASK_MASKX(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)

#define	PWM_MASK_MASKB_MASK (0xF0U)

#define	PWM_MASK_MASKB_SHIFT (4U)

#define	PWM_MASK_MASKB(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)

#define	PWM_MASK_MASKA_MASK (0xF00U)

#define	PWM_MASK_MASKA_SHIFT (8U)

#define	PWM_MASK_MASKA(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)

SWCOUT - Software Controlled Output Register
#define	PWM_SWCOUT_SM0OUT45_MASK (0x1U)

#define	PWM_SWCOUT_SM0OUT45_SHIFT (0U)

#define	PWM_SWCOUT_SM0OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)

#define	PWM_SWCOUT_SM0OUT23_MASK (0x2U)

#define	PWM_SWCOUT_SM0OUT23_SHIFT (1U)

#define	PWM_SWCOUT_SM0OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)

#define	PWM_SWCOUT_SM1OUT45_MASK (0x4U)

#define	PWM_SWCOUT_SM1OUT45_SHIFT (2U)

#define	PWM_SWCOUT_SM1OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)

#define	PWM_SWCOUT_SM1OUT23_MASK (0x8U)

#define	PWM_SWCOUT_SM1OUT23_SHIFT (3U)

#define	PWM_SWCOUT_SM1OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)

#define	PWM_SWCOUT_SM2OUT45_MASK (0x10U)

#define	PWM_SWCOUT_SM2OUT45_SHIFT (4U)

#define	PWM_SWCOUT_SM2OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)

#define	PWM_SWCOUT_SM2OUT23_MASK (0x20U)

#define	PWM_SWCOUT_SM2OUT23_SHIFT (5U)

#define	PWM_SWCOUT_SM2OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)

#define	PWM_SWCOUT_SM3OUT45_MASK (0x40U)

#define	PWM_SWCOUT_SM3OUT45_SHIFT (6U)

#define	PWM_SWCOUT_SM3OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)

#define	PWM_SWCOUT_SM3OUT23_MASK (0x80U)

#define	PWM_SWCOUT_SM3OUT23_SHIFT (7U)

#define	PWM_SWCOUT_SM3OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)

DTSRCSEL - PWM Source Select Register
#define	PWM_DTSRCSEL_SM0SEL45_MASK (0x3U)

#define	PWM_DTSRCSEL_SM0SEL45_SHIFT (0U)

#define	PWM_DTSRCSEL_SM0SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)

#define	PWM_DTSRCSEL_SM0SEL23_MASK (0xCU)

#define	PWM_DTSRCSEL_SM0SEL23_SHIFT (2U)

#define	PWM_DTSRCSEL_SM0SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)

#define	PWM_DTSRCSEL_SM1SEL45_MASK (0x30U)

#define	PWM_DTSRCSEL_SM1SEL45_SHIFT (4U)

#define	PWM_DTSRCSEL_SM1SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)

#define	PWM_DTSRCSEL_SM1SEL23_MASK (0xC0U)

#define	PWM_DTSRCSEL_SM1SEL23_SHIFT (6U)

#define	PWM_DTSRCSEL_SM1SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)

#define	PWM_DTSRCSEL_SM2SEL45_MASK (0x300U)

#define	PWM_DTSRCSEL_SM2SEL45_SHIFT (8U)

#define	PWM_DTSRCSEL_SM2SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)

#define	PWM_DTSRCSEL_SM2SEL23_MASK (0xC00U)

#define	PWM_DTSRCSEL_SM2SEL23_SHIFT (10U)

#define	PWM_DTSRCSEL_SM2SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)

#define	PWM_DTSRCSEL_SM3SEL45_MASK (0x3000U)

#define	PWM_DTSRCSEL_SM3SEL45_SHIFT (12U)

#define	PWM_DTSRCSEL_SM3SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)

#define	PWM_DTSRCSEL_SM3SEL23_MASK (0xC000U)

#define	PWM_DTSRCSEL_SM3SEL23_SHIFT (14U)

#define	PWM_DTSRCSEL_SM3SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)

MCTRL - Master Control Register
#define	PWM_MCTRL_LDOK_MASK (0xFU)

#define	PWM_MCTRL_LDOK_SHIFT (0U)

#define	PWM_MCTRL_LDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)

#define	PWM_MCTRL_CLDOK_MASK (0xF0U)

#define	PWM_MCTRL_CLDOK_SHIFT (4U)

#define	PWM_MCTRL_CLDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)

#define	PWM_MCTRL_RUN_MASK (0xF00U)

#define	PWM_MCTRL_RUN_SHIFT (8U)

#define	PWM_MCTRL_RUN(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)

#define	PWM_MCTRL_IPOL_MASK (0xF000U)

#define	PWM_MCTRL_IPOL_SHIFT (12U)

#define	PWM_MCTRL_IPOL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)

MCTRL2 - Master Control 2 Register
#define	PWM_MCTRL2_MONPLL_MASK (0x3U)

#define	PWM_MCTRL2_MONPLL_SHIFT (0U)

#define	PWM_MCTRL2_MONPLL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)

FCTRL - Fault Control Register
#define	PWM_FCTRL_FIE_MASK (0xFU)

#define	PWM_FCTRL_FIE_SHIFT (0U)

#define	PWM_FCTRL_FIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)

#define	PWM_FCTRL_FSAFE_MASK (0xF0U)

#define	PWM_FCTRL_FSAFE_SHIFT (4U)

#define	PWM_FCTRL_FSAFE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)

#define	PWM_FCTRL_FAUTO_MASK (0xF00U)

#define	PWM_FCTRL_FAUTO_SHIFT (8U)

#define	PWM_FCTRL_FAUTO(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)

#define	PWM_FCTRL_FLVL_MASK (0xF000U)

#define	PWM_FCTRL_FLVL_SHIFT (12U)

#define	PWM_FCTRL_FLVL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)

FSTS - Fault Status Register
#define	PWM_FSTS_FFLAG_MASK (0xFU)

#define	PWM_FSTS_FFLAG_SHIFT (0U)

#define	PWM_FSTS_FFLAG(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)

#define	PWM_FSTS_FFULL_MASK (0xF0U)

#define	PWM_FSTS_FFULL_SHIFT (4U)

#define	PWM_FSTS_FFULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)

#define	PWM_FSTS_FFPIN_MASK (0xF00U)

#define	PWM_FSTS_FFPIN_SHIFT (8U)

#define	PWM_FSTS_FFPIN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)

#define	PWM_FSTS_FHALF_MASK (0xF000U)

#define	PWM_FSTS_FHALF_SHIFT (12U)

#define	PWM_FSTS_FHALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)

FFILT - Fault Filter Register
#define	PWM_FFILT_FILT_PER_MASK (0xFFU)

#define	PWM_FFILT_FILT_PER_SHIFT (0U)

#define	PWM_FFILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)

#define	PWM_FFILT_FILT_CNT_MASK (0x700U)

#define	PWM_FFILT_FILT_CNT_SHIFT (8U)

#define	PWM_FFILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)

#define	PWM_FFILT_GSTR_MASK (0x8000U)

#define	PWM_FFILT_GSTR_SHIFT (15U)

#define	PWM_FFILT_GSTR(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)

FTST - Fault Test Register
#define	PWM_FTST_FTEST_MASK (0x1U)

#define	PWM_FTST_FTEST_SHIFT (0U)

#define	PWM_FTST_FTEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)

FCTRL2 - Fault Control 2 Register
#define	PWM_FCTRL2_NOCOMB_MASK (0xFU)

#define	PWM_FCTRL2_NOCOMB_SHIFT (0U)

#define	PWM_FCTRL2_NOCOMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)

CNT - Counter Register
#define	PWM_CNT_CNT_MASK (0xFFFFU)

#define	PWM_CNT_CNT_SHIFT (0U)

#define	PWM_CNT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)

INIT - Initial Count Register
#define	PWM_INIT_INIT_MASK (0xFFFFU)

#define	PWM_INIT_INIT_SHIFT (0U)

#define	PWM_INIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)

CTRL2 - Control 2 register
#define	PWM_CTRL2_CLK_SEL_MASK (0x3U)

#define	PWM_CTRL2_CLK_SEL_SHIFT (0U)

#define	PWM_CTRL2_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)

#define	PWM_CTRL2_RELOAD_SEL_MASK (0x4U)

#define	PWM_CTRL2_RELOAD_SEL_SHIFT (2U)

#define	PWM_CTRL2_RELOAD_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)

#define	PWM_CTRL2_FORCE_SEL_MASK (0x38U)

#define	PWM_CTRL2_FORCE_SEL_SHIFT (3U)

#define	PWM_CTRL2_FORCE_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)

#define	PWM_CTRL2_FORCE_MASK (0x40U)

#define	PWM_CTRL2_FORCE_SHIFT (6U)

#define	PWM_CTRL2_FORCE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)

#define	PWM_CTRL2_FRCEN_MASK (0x80U)

#define	PWM_CTRL2_FRCEN_SHIFT (7U)

#define	PWM_CTRL2_FRCEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)

#define	PWM_CTRL2_INIT_SEL_MASK (0x300U)

#define	PWM_CTRL2_INIT_SEL_SHIFT (8U)

#define	PWM_CTRL2_INIT_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)

#define	PWM_CTRL2_PWMX_INIT_MASK (0x400U)

#define	PWM_CTRL2_PWMX_INIT_SHIFT (10U)

#define	PWM_CTRL2_PWMX_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)

#define	PWM_CTRL2_PWM45_INIT_MASK (0x800U)

#define	PWM_CTRL2_PWM45_INIT_SHIFT (11U)

#define	PWM_CTRL2_PWM45_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)

#define	PWM_CTRL2_PWM23_INIT_MASK (0x1000U)

#define	PWM_CTRL2_PWM23_INIT_SHIFT (12U)

#define	PWM_CTRL2_PWM23_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)

#define	PWM_CTRL2_INDEP_MASK (0x2000U)

#define	PWM_CTRL2_INDEP_SHIFT (13U)

#define	PWM_CTRL2_INDEP(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)

#define	PWM_CTRL2_WAITEN_MASK (0x4000U)

#define	PWM_CTRL2_WAITEN_SHIFT (14U)

#define	PWM_CTRL2_WAITEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)

#define	PWM_CTRL2_DBGEN_MASK (0x8000U)

#define	PWM_CTRL2_DBGEN_SHIFT (15U)

#define	PWM_CTRL2_DBGEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)

CTRL - Control Register
#define	PWM_CTRL_DBLEN_MASK (0x1U)

#define	PWM_CTRL_DBLEN_SHIFT (0U)

#define	PWM_CTRL_DBLEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)

#define	PWM_CTRL_DBLX_MASK (0x2U)

#define	PWM_CTRL_DBLX_SHIFT (1U)

#define	PWM_CTRL_DBLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)

#define	PWM_CTRL_LDMOD_MASK (0x4U)

#define	PWM_CTRL_LDMOD_SHIFT (2U)

#define	PWM_CTRL_LDMOD(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)

#define	PWM_CTRL_SPLIT_MASK (0x8U)

#define	PWM_CTRL_SPLIT_SHIFT (3U)

#define	PWM_CTRL_SPLIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)

#define	PWM_CTRL_PRSC_MASK (0x70U)

#define	PWM_CTRL_PRSC_SHIFT (4U)

#define	PWM_CTRL_PRSC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)

#define	PWM_CTRL_COMPMODE_MASK (0x80U)

#define	PWM_CTRL_COMPMODE_SHIFT (7U)

#define	PWM_CTRL_COMPMODE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)

#define	PWM_CTRL_DT_MASK (0x300U)

#define	PWM_CTRL_DT_SHIFT (8U)

#define	PWM_CTRL_DT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)

#define	PWM_CTRL_FULL_MASK (0x400U)

#define	PWM_CTRL_FULL_SHIFT (10U)

#define	PWM_CTRL_FULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)

#define	PWM_CTRL_HALF_MASK (0x800U)

#define	PWM_CTRL_HALF_SHIFT (11U)

#define	PWM_CTRL_HALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)

#define	PWM_CTRL_LDFQ_MASK (0xF000U)

#define	PWM_CTRL_LDFQ_SHIFT (12U)

#define	PWM_CTRL_LDFQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)

VAL0 - Value Register 0
#define	PWM_VAL0_VAL0_MASK (0xFFFFU)

#define	PWM_VAL0_VAL0_SHIFT (0U)

#define	PWM_VAL0_VAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)

FRACVAL1 - Fractional Value Register 1
#define	PWM_FRACVAL1_FRACVAL1_MASK (0xF800U)

#define	PWM_FRACVAL1_FRACVAL1_SHIFT (11U)

#define	PWM_FRACVAL1_FRACVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)

VAL1 - Value Register 1
#define	PWM_VAL1_VAL1_MASK (0xFFFFU)

#define	PWM_VAL1_VAL1_SHIFT (0U)

#define	PWM_VAL1_VAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)

FRACVAL2 - Fractional Value Register 2
#define	PWM_FRACVAL2_FRACVAL2_MASK (0xF800U)

#define	PWM_FRACVAL2_FRACVAL2_SHIFT (11U)

#define	PWM_FRACVAL2_FRACVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)

VAL2 - Value Register 2
#define	PWM_VAL2_VAL2_MASK (0xFFFFU)

#define	PWM_VAL2_VAL2_SHIFT (0U)

#define	PWM_VAL2_VAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)

FRACVAL3 - Fractional Value Register 3
#define	PWM_FRACVAL3_FRACVAL3_MASK (0xF800U)

#define	PWM_FRACVAL3_FRACVAL3_SHIFT (11U)

#define	PWM_FRACVAL3_FRACVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)

VAL3 - Value Register 3
#define	PWM_VAL3_VAL3_MASK (0xFFFFU)

#define	PWM_VAL3_VAL3_SHIFT (0U)

#define	PWM_VAL3_VAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)

FRACVAL4 - Fractional Value Register 4
#define	PWM_FRACVAL4_FRACVAL4_MASK (0xF800U)

#define	PWM_FRACVAL4_FRACVAL4_SHIFT (11U)

#define	PWM_FRACVAL4_FRACVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)

VAL4 - Value Register 4
#define	PWM_VAL4_VAL4_MASK (0xFFFFU)

#define	PWM_VAL4_VAL4_SHIFT (0U)

#define	PWM_VAL4_VAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)

FRACVAL5 - Fractional Value Register 5
#define	PWM_FRACVAL5_FRACVAL5_MASK (0xF800U)

#define	PWM_FRACVAL5_FRACVAL5_SHIFT (11U)

#define	PWM_FRACVAL5_FRACVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)

VAL5 - Value Register 5
#define	PWM_VAL5_VAL5_MASK (0xFFFFU)

#define	PWM_VAL5_VAL5_SHIFT (0U)

#define	PWM_VAL5_VAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)

FRCTRL - Fractional Control Register
#define	PWM_FRCTRL_FRAC1_EN_MASK (0x2U)

#define	PWM_FRCTRL_FRAC1_EN_SHIFT (1U)

#define	PWM_FRCTRL_FRAC1_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)

#define	PWM_FRCTRL_FRAC23_EN_MASK (0x4U)

#define	PWM_FRCTRL_FRAC23_EN_SHIFT (2U)

#define	PWM_FRCTRL_FRAC23_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)

#define	PWM_FRCTRL_FRAC45_EN_MASK (0x10U)

#define	PWM_FRCTRL_FRAC45_EN_SHIFT (4U)

#define	PWM_FRCTRL_FRAC45_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)

#define	PWM_FRCTRL_TEST_MASK (0x8000U)

#define	PWM_FRCTRL_TEST_SHIFT (15U)

#define	PWM_FRCTRL_TEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)

OCTRL - Output Control Register
#define	PWM_OCTRL_PWMXFS_MASK (0x3U)

#define	PWM_OCTRL_PWMXFS_SHIFT (0U)

#define	PWM_OCTRL_PWMXFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)

#define	PWM_OCTRL_PWMBFS_MASK (0xCU)

#define	PWM_OCTRL_PWMBFS_SHIFT (2U)

#define	PWM_OCTRL_PWMBFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)

#define	PWM_OCTRL_PWMAFS_MASK (0x30U)

#define	PWM_OCTRL_PWMAFS_SHIFT (4U)

#define	PWM_OCTRL_PWMAFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)

#define	PWM_OCTRL_POLX_MASK (0x100U)

#define	PWM_OCTRL_POLX_SHIFT (8U)

#define	PWM_OCTRL_POLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)

#define	PWM_OCTRL_POLB_MASK (0x200U)

#define	PWM_OCTRL_POLB_SHIFT (9U)

#define	PWM_OCTRL_POLB(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)

#define	PWM_OCTRL_POLA_MASK (0x400U)

#define	PWM_OCTRL_POLA_SHIFT (10U)

#define	PWM_OCTRL_POLA(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)

#define	PWM_OCTRL_PWMX_IN_MASK (0x2000U)

#define	PWM_OCTRL_PWMX_IN_SHIFT (13U)

#define	PWM_OCTRL_PWMX_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)

#define	PWM_OCTRL_PWMB_IN_MASK (0x4000U)

#define	PWM_OCTRL_PWMB_IN_SHIFT (14U)

#define	PWM_OCTRL_PWMB_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)

#define	PWM_OCTRL_PWMA_IN_MASK (0x8000U)

#define	PWM_OCTRL_PWMA_IN_SHIFT (15U)

#define	PWM_OCTRL_PWMA_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)

STS - Status Register
#define	PWM_STS_CMPF_MASK (0x3FU)

#define	PWM_STS_CMPF_SHIFT (0U)

#define	PWM_STS_CMPF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)

#define	PWM_STS_CFX0_MASK (0x40U)

#define	PWM_STS_CFX0_SHIFT (6U)

#define	PWM_STS_CFX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)

#define	PWM_STS_CFX1_MASK (0x80U)

#define	PWM_STS_CFX1_SHIFT (7U)

#define	PWM_STS_CFX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)

#define	PWM_STS_CFB0_MASK (0x100U)

#define	PWM_STS_CFB0_SHIFT (8U)

#define	PWM_STS_CFB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)

#define	PWM_STS_CFB1_MASK (0x200U)

#define	PWM_STS_CFB1_SHIFT (9U)

#define	PWM_STS_CFB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)

#define	PWM_STS_CFA0_MASK (0x400U)

#define	PWM_STS_CFA0_SHIFT (10U)

#define	PWM_STS_CFA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)

#define	PWM_STS_CFA1_MASK (0x800U)

#define	PWM_STS_CFA1_SHIFT (11U)

#define	PWM_STS_CFA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)

#define	PWM_STS_RF_MASK (0x1000U)

#define	PWM_STS_RF_SHIFT (12U)

#define	PWM_STS_RF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)

#define	PWM_STS_REF_MASK (0x2000U)

#define	PWM_STS_REF_SHIFT (13U)

#define	PWM_STS_REF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)

#define	PWM_STS_RUF_MASK (0x4000U)

#define	PWM_STS_RUF_SHIFT (14U)

#define	PWM_STS_RUF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)

INTEN - Interrupt Enable Register
#define	PWM_INTEN_CMPIE_MASK (0x3FU)

#define	PWM_INTEN_CMPIE_SHIFT (0U)

#define	PWM_INTEN_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)

#define	PWM_INTEN_CX0IE_MASK (0x40U)

#define	PWM_INTEN_CX0IE_SHIFT (6U)

#define	PWM_INTEN_CX0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)

#define	PWM_INTEN_CX1IE_MASK (0x80U)

#define	PWM_INTEN_CX1IE_SHIFT (7U)

#define	PWM_INTEN_CX1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)

#define	PWM_INTEN_CB0IE_MASK (0x100U)

#define	PWM_INTEN_CB0IE_SHIFT (8U)

#define	PWM_INTEN_CB0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)

#define	PWM_INTEN_CB1IE_MASK (0x200U)

#define	PWM_INTEN_CB1IE_SHIFT (9U)

#define	PWM_INTEN_CB1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)

#define	PWM_INTEN_CA0IE_MASK (0x400U)

#define	PWM_INTEN_CA0IE_SHIFT (10U)

#define	PWM_INTEN_CA0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)

#define	PWM_INTEN_CA1IE_MASK (0x800U)

#define	PWM_INTEN_CA1IE_SHIFT (11U)

#define	PWM_INTEN_CA1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)

#define	PWM_INTEN_RIE_MASK (0x1000U)

#define	PWM_INTEN_RIE_SHIFT (12U)

#define	PWM_INTEN_RIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)

#define	PWM_INTEN_REIE_MASK (0x2000U)

#define	PWM_INTEN_REIE_SHIFT (13U)

#define	PWM_INTEN_REIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)

DMAEN - DMA Enable Register
#define	PWM_DMAEN_CX0DE_MASK (0x1U)

#define	PWM_DMAEN_CX0DE_SHIFT (0U)

#define	PWM_DMAEN_CX0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)

#define	PWM_DMAEN_CX1DE_MASK (0x2U)

#define	PWM_DMAEN_CX1DE_SHIFT (1U)

#define	PWM_DMAEN_CX1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)

#define	PWM_DMAEN_CB0DE_MASK (0x4U)

#define	PWM_DMAEN_CB0DE_SHIFT (2U)

#define	PWM_DMAEN_CB0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)

#define	PWM_DMAEN_CB1DE_MASK (0x8U)

#define	PWM_DMAEN_CB1DE_SHIFT (3U)

#define	PWM_DMAEN_CB1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)

#define	PWM_DMAEN_CA0DE_MASK (0x10U)

#define	PWM_DMAEN_CA0DE_SHIFT (4U)

#define	PWM_DMAEN_CA0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)

#define	PWM_DMAEN_CA1DE_MASK (0x20U)

#define	PWM_DMAEN_CA1DE_SHIFT (5U)

#define	PWM_DMAEN_CA1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)

#define	PWM_DMAEN_CAPTDE_MASK (0xC0U)

#define	PWM_DMAEN_CAPTDE_SHIFT (6U)

#define	PWM_DMAEN_CAPTDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)

#define	PWM_DMAEN_FAND_MASK (0x100U)

#define	PWM_DMAEN_FAND_SHIFT (8U)

#define	PWM_DMAEN_FAND(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)

#define	PWM_DMAEN_VALDE_MASK (0x200U)

#define	PWM_DMAEN_VALDE_SHIFT (9U)

#define	PWM_DMAEN_VALDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)

TCTRL - Output Trigger Control Register
#define	PWM_TCTRL_OUT_TRIG_EN_MASK (0x3FU)

#define	PWM_TCTRL_OUT_TRIG_EN_SHIFT (0U)

#define	PWM_TCTRL_OUT_TRIG_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)

#define	PWM_TCTRL_TRGFRQ_MASK (0x1000U)

#define	PWM_TCTRL_TRGFRQ_SHIFT (12U)

#define	PWM_TCTRL_TRGFRQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)

#define	PWM_TCTRL_PWBOT1_MASK (0x4000U)

#define	PWM_TCTRL_PWBOT1_SHIFT (14U)

#define	PWM_TCTRL_PWBOT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)

#define	PWM_TCTRL_PWAOT0_MASK (0x8000U)

#define	PWM_TCTRL_PWAOT0_SHIFT (15U)

#define	PWM_TCTRL_PWAOT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)

DISMAP - Fault Disable Mapping Register 0
#define	PWM_DISMAP_DIS0A_MASK (0xFU)

#define	PWM_DISMAP_DIS0A_SHIFT (0U)

#define	PWM_DISMAP_DIS0A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)

#define	PWM_DISMAP_DIS0B_MASK (0xF0U)

#define	PWM_DISMAP_DIS0B_SHIFT (4U)

#define	PWM_DISMAP_DIS0B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)

#define	PWM_DISMAP_DIS0X_MASK (0xF00U)

#define	PWM_DISMAP_DIS0X_SHIFT (8U)

#define	PWM_DISMAP_DIS0X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)

DTCNT0 - Deadtime Count Register 0
#define	PWM_DTCNT0_DTCNT0_MASK (0xFFFFU)

#define	PWM_DTCNT0_DTCNT0_SHIFT (0U)

#define	PWM_DTCNT0_DTCNT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)

DTCNT1 - Deadtime Count Register 1
#define	PWM_DTCNT1_DTCNT1_MASK (0xFFFFU)

#define	PWM_DTCNT1_DTCNT1_SHIFT (0U)

#define	PWM_DTCNT1_DTCNT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)

CAPTCTRLA - Capture Control A Register
#define	PWM_CAPTCTRLA_ARMA_MASK (0x1U)

#define	PWM_CAPTCTRLA_ARMA_SHIFT (0U)

#define	PWM_CAPTCTRLA_ARMA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)

#define	PWM_CAPTCTRLA_ONESHOTA_MASK (0x2U)

#define	PWM_CAPTCTRLA_ONESHOTA_SHIFT (1U)

#define	PWM_CAPTCTRLA_ONESHOTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)

#define	PWM_CAPTCTRLA_EDGA0_MASK (0xCU)

#define	PWM_CAPTCTRLA_EDGA0_SHIFT (2U)

#define	PWM_CAPTCTRLA_EDGA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)

#define	PWM_CAPTCTRLA_EDGA1_MASK (0x30U)

#define	PWM_CAPTCTRLA_EDGA1_SHIFT (4U)

#define	PWM_CAPTCTRLA_EDGA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)

#define	PWM_CAPTCTRLA_INP_SELA_MASK (0x40U)

#define	PWM_CAPTCTRLA_INP_SELA_SHIFT (6U)

#define	PWM_CAPTCTRLA_INP_SELA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)

#define	PWM_CAPTCTRLA_EDGCNTA_EN_MASK (0x80U)

#define	PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT (7U)

#define	PWM_CAPTCTRLA_EDGCNTA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)

#define	PWM_CAPTCTRLA_CFAWM_MASK (0x300U)

#define	PWM_CAPTCTRLA_CFAWM_SHIFT (8U)

#define	PWM_CAPTCTRLA_CFAWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)

#define	PWM_CAPTCTRLA_CA0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLA_CA0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLA_CA0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)

#define	PWM_CAPTCTRLA_CA1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLA_CA1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLA_CA1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)

CAPTCOMPA - Capture Compare A Register
#define	PWM_CAPTCOMPA_EDGCMPA_MASK (0xFFU)

#define	PWM_CAPTCOMPA_EDGCMPA_SHIFT (0U)

#define	PWM_CAPTCOMPA_EDGCMPA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)

#define	PWM_CAPTCOMPA_EDGCNTA_MASK (0xFF00U)

#define	PWM_CAPTCOMPA_EDGCNTA_SHIFT (8U)

#define	PWM_CAPTCOMPA_EDGCNTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)

CAPTCTRLB - Capture Control B Register
#define	PWM_CAPTCTRLB_ARMB_MASK (0x1U)

#define	PWM_CAPTCTRLB_ARMB_SHIFT (0U)

#define	PWM_CAPTCTRLB_ARMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)

#define	PWM_CAPTCTRLB_ONESHOTB_MASK (0x2U)

#define	PWM_CAPTCTRLB_ONESHOTB_SHIFT (1U)

#define	PWM_CAPTCTRLB_ONESHOTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)

#define	PWM_CAPTCTRLB_EDGB0_MASK (0xCU)

#define	PWM_CAPTCTRLB_EDGB0_SHIFT (2U)

#define	PWM_CAPTCTRLB_EDGB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)

#define	PWM_CAPTCTRLB_EDGB1_MASK (0x30U)

#define	PWM_CAPTCTRLB_EDGB1_SHIFT (4U)

#define	PWM_CAPTCTRLB_EDGB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)

#define	PWM_CAPTCTRLB_INP_SELB_MASK (0x40U)

#define	PWM_CAPTCTRLB_INP_SELB_SHIFT (6U)

#define	PWM_CAPTCTRLB_INP_SELB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)

#define	PWM_CAPTCTRLB_EDGCNTB_EN_MASK (0x80U)

#define	PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT (7U)

#define	PWM_CAPTCTRLB_EDGCNTB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)

#define	PWM_CAPTCTRLB_CFBWM_MASK (0x300U)

#define	PWM_CAPTCTRLB_CFBWM_SHIFT (8U)

#define	PWM_CAPTCTRLB_CFBWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)

#define	PWM_CAPTCTRLB_CB0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLB_CB0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLB_CB0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)

#define	PWM_CAPTCTRLB_CB1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLB_CB1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLB_CB1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)

CAPTCOMPB - Capture Compare B Register
#define	PWM_CAPTCOMPB_EDGCMPB_MASK (0xFFU)

#define	PWM_CAPTCOMPB_EDGCMPB_SHIFT (0U)

#define	PWM_CAPTCOMPB_EDGCMPB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)

#define	PWM_CAPTCOMPB_EDGCNTB_MASK (0xFF00U)

#define	PWM_CAPTCOMPB_EDGCNTB_SHIFT (8U)

#define	PWM_CAPTCOMPB_EDGCNTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)

CAPTCTRLX - Capture Control X Register
#define	PWM_CAPTCTRLX_ARMX_MASK (0x1U)

#define	PWM_CAPTCTRLX_ARMX_SHIFT (0U)

#define	PWM_CAPTCTRLX_ARMX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)

#define	PWM_CAPTCTRLX_ONESHOTX_MASK (0x2U)

#define	PWM_CAPTCTRLX_ONESHOTX_SHIFT (1U)

#define	PWM_CAPTCTRLX_ONESHOTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)

#define	PWM_CAPTCTRLX_EDGX0_MASK (0xCU)

#define	PWM_CAPTCTRLX_EDGX0_SHIFT (2U)

#define	PWM_CAPTCTRLX_EDGX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)

#define	PWM_CAPTCTRLX_EDGX1_MASK (0x30U)

#define	PWM_CAPTCTRLX_EDGX1_SHIFT (4U)

#define	PWM_CAPTCTRLX_EDGX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)

#define	PWM_CAPTCTRLX_INP_SELX_MASK (0x40U)

#define	PWM_CAPTCTRLX_INP_SELX_SHIFT (6U)

#define	PWM_CAPTCTRLX_INP_SELX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)

#define	PWM_CAPTCTRLX_EDGCNTX_EN_MASK (0x80U)

#define	PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT (7U)

#define	PWM_CAPTCTRLX_EDGCNTX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)

#define	PWM_CAPTCTRLX_CFXWM_MASK (0x300U)

#define	PWM_CAPTCTRLX_CFXWM_SHIFT (8U)

#define	PWM_CAPTCTRLX_CFXWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)

#define	PWM_CAPTCTRLX_CX0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLX_CX0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLX_CX0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)

#define	PWM_CAPTCTRLX_CX1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLX_CX1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLX_CX1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)

CAPTCOMPX - Capture Compare X Register
#define	PWM_CAPTCOMPX_EDGCMPX_MASK (0xFFU)

#define	PWM_CAPTCOMPX_EDGCMPX_SHIFT (0U)

#define	PWM_CAPTCOMPX_EDGCMPX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)

#define	PWM_CAPTCOMPX_EDGCNTX_MASK (0xFF00U)

#define	PWM_CAPTCOMPX_EDGCNTX_SHIFT (8U)

#define	PWM_CAPTCOMPX_EDGCNTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)

CVAL0 - Capture Value 0 Register
#define	PWM_CVAL0_CAPTVAL0_MASK (0xFFFFU)

#define	PWM_CVAL0_CAPTVAL0_SHIFT (0U)

#define	PWM_CVAL0_CAPTVAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)

CVAL0CYC - Capture Value 0 Cycle Register
#define	PWM_CVAL0CYC_CVAL0CYC_MASK (0xFU)

#define	PWM_CVAL0CYC_CVAL0CYC_SHIFT (0U)

#define	PWM_CVAL0CYC_CVAL0CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)

CVAL1 - Capture Value 1 Register
#define	PWM_CVAL1_CAPTVAL1_MASK (0xFFFFU)

#define	PWM_CVAL1_CAPTVAL1_SHIFT (0U)

#define	PWM_CVAL1_CAPTVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)

CVAL1CYC - Capture Value 1 Cycle Register
#define	PWM_CVAL1CYC_CVAL1CYC_MASK (0xFU)

#define	PWM_CVAL1CYC_CVAL1CYC_SHIFT (0U)

#define	PWM_CVAL1CYC_CVAL1CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)

CVAL2 - Capture Value 2 Register
#define	PWM_CVAL2_CAPTVAL2_MASK (0xFFFFU)

#define	PWM_CVAL2_CAPTVAL2_SHIFT (0U)

#define	PWM_CVAL2_CAPTVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)

CVAL2CYC - Capture Value 2 Cycle Register
#define	PWM_CVAL2CYC_CVAL2CYC_MASK (0xFU)

#define	PWM_CVAL2CYC_CVAL2CYC_SHIFT (0U)

#define	PWM_CVAL2CYC_CVAL2CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)

CVAL3 - Capture Value 3 Register
#define	PWM_CVAL3_CAPTVAL3_MASK (0xFFFFU)

#define	PWM_CVAL3_CAPTVAL3_SHIFT (0U)

#define	PWM_CVAL3_CAPTVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)

CVAL3CYC - Capture Value 3 Cycle Register
#define	PWM_CVAL3CYC_CVAL3CYC_MASK (0xFU)

#define	PWM_CVAL3CYC_CVAL3CYC_SHIFT (0U)

#define	PWM_CVAL3CYC_CVAL3CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)

CVAL4 - Capture Value 4 Register
#define	PWM_CVAL4_CAPTVAL4_MASK (0xFFFFU)

#define	PWM_CVAL4_CAPTVAL4_SHIFT (0U)

#define	PWM_CVAL4_CAPTVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)

CVAL4CYC - Capture Value 4 Cycle Register
#define	PWM_CVAL4CYC_CVAL4CYC_MASK (0xFU)

#define	PWM_CVAL4CYC_CVAL4CYC_SHIFT (0U)

#define	PWM_CVAL4CYC_CVAL4CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)

CVAL5 - Capture Value 5 Register
#define	PWM_CVAL5_CAPTVAL5_MASK (0xFFFFU)

#define	PWM_CVAL5_CAPTVAL5_SHIFT (0U)

#define	PWM_CVAL5_CAPTVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)

CVAL5CYC - Capture Value 5 Cycle Register
#define	PWM_CVAL5CYC_CVAL5CYC_MASK (0xFU)

#define	PWM_CVAL5CYC_CVAL5CYC_SHIFT (0U)

#define	PWM_CVAL5CYC_CVAL5CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)

OUTEN - Output Enable Register
#define	PWM_OUTEN_PWMX_EN_MASK (0xFU)

#define	PWM_OUTEN_PWMX_EN_SHIFT (0U)

#define	PWM_OUTEN_PWMX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)

#define	PWM_OUTEN_PWMB_EN_MASK (0xF0U)

#define	PWM_OUTEN_PWMB_EN_SHIFT (4U)

#define	PWM_OUTEN_PWMB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)

#define	PWM_OUTEN_PWMA_EN_MASK (0xF00U)

#define	PWM_OUTEN_PWMA_EN_SHIFT (8U)

#define	PWM_OUTEN_PWMA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)

MASK - Mask Register
#define	PWM_MASK_MASKX_MASK (0xFU)

#define	PWM_MASK_MASKX_SHIFT (0U)

#define	PWM_MASK_MASKX(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)

#define	PWM_MASK_MASKB_MASK (0xF0U)

#define	PWM_MASK_MASKB_SHIFT (4U)

#define	PWM_MASK_MASKB(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)

#define	PWM_MASK_MASKA_MASK (0xF00U)

#define	PWM_MASK_MASKA_SHIFT (8U)

#define	PWM_MASK_MASKA(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)

SWCOUT - Software Controlled Output Register
#define	PWM_SWCOUT_SM0OUT45_MASK (0x1U)

#define	PWM_SWCOUT_SM0OUT45_SHIFT (0U)

#define	PWM_SWCOUT_SM0OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)

#define	PWM_SWCOUT_SM0OUT23_MASK (0x2U)

#define	PWM_SWCOUT_SM0OUT23_SHIFT (1U)

#define	PWM_SWCOUT_SM0OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)

#define	PWM_SWCOUT_SM1OUT45_MASK (0x4U)

#define	PWM_SWCOUT_SM1OUT45_SHIFT (2U)

#define	PWM_SWCOUT_SM1OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)

#define	PWM_SWCOUT_SM1OUT23_MASK (0x8U)

#define	PWM_SWCOUT_SM1OUT23_SHIFT (3U)

#define	PWM_SWCOUT_SM1OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)

#define	PWM_SWCOUT_SM2OUT45_MASK (0x10U)

#define	PWM_SWCOUT_SM2OUT45_SHIFT (4U)

#define	PWM_SWCOUT_SM2OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)

#define	PWM_SWCOUT_SM2OUT23_MASK (0x20U)

#define	PWM_SWCOUT_SM2OUT23_SHIFT (5U)

#define	PWM_SWCOUT_SM2OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)

#define	PWM_SWCOUT_SM3OUT45_MASK (0x40U)

#define	PWM_SWCOUT_SM3OUT45_SHIFT (6U)

#define	PWM_SWCOUT_SM3OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)

#define	PWM_SWCOUT_SM3OUT23_MASK (0x80U)

#define	PWM_SWCOUT_SM3OUT23_SHIFT (7U)

#define	PWM_SWCOUT_SM3OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)

DTSRCSEL - PWM Source Select Register
#define	PWM_DTSRCSEL_SM0SEL45_MASK (0x3U)

#define	PWM_DTSRCSEL_SM0SEL45_SHIFT (0U)

#define	PWM_DTSRCSEL_SM0SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)

#define	PWM_DTSRCSEL_SM0SEL23_MASK (0xCU)

#define	PWM_DTSRCSEL_SM0SEL23_SHIFT (2U)

#define	PWM_DTSRCSEL_SM0SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)

#define	PWM_DTSRCSEL_SM1SEL45_MASK (0x30U)

#define	PWM_DTSRCSEL_SM1SEL45_SHIFT (4U)

#define	PWM_DTSRCSEL_SM1SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)

#define	PWM_DTSRCSEL_SM1SEL23_MASK (0xC0U)

#define	PWM_DTSRCSEL_SM1SEL23_SHIFT (6U)

#define	PWM_DTSRCSEL_SM1SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)

#define	PWM_DTSRCSEL_SM2SEL45_MASK (0x300U)

#define	PWM_DTSRCSEL_SM2SEL45_SHIFT (8U)

#define	PWM_DTSRCSEL_SM2SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)

#define	PWM_DTSRCSEL_SM2SEL23_MASK (0xC00U)

#define	PWM_DTSRCSEL_SM2SEL23_SHIFT (10U)

#define	PWM_DTSRCSEL_SM2SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)

#define	PWM_DTSRCSEL_SM3SEL45_MASK (0x3000U)

#define	PWM_DTSRCSEL_SM3SEL45_SHIFT (12U)

#define	PWM_DTSRCSEL_SM3SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)

#define	PWM_DTSRCSEL_SM3SEL23_MASK (0xC000U)

#define	PWM_DTSRCSEL_SM3SEL23_SHIFT (14U)

#define	PWM_DTSRCSEL_SM3SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)

MCTRL - Master Control Register
#define	PWM_MCTRL_LDOK_MASK (0xFU)

#define	PWM_MCTRL_LDOK_SHIFT (0U)

#define	PWM_MCTRL_LDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)

#define	PWM_MCTRL_CLDOK_MASK (0xF0U)

#define	PWM_MCTRL_CLDOK_SHIFT (4U)

#define	PWM_MCTRL_CLDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)

#define	PWM_MCTRL_RUN_MASK (0xF00U)

#define	PWM_MCTRL_RUN_SHIFT (8U)

#define	PWM_MCTRL_RUN(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)

#define	PWM_MCTRL_IPOL_MASK (0xF000U)

#define	PWM_MCTRL_IPOL_SHIFT (12U)

#define	PWM_MCTRL_IPOL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)

MCTRL2 - Master Control 2 Register
#define	PWM_MCTRL2_MONPLL_MASK (0x3U)

#define	PWM_MCTRL2_MONPLL_SHIFT (0U)

#define	PWM_MCTRL2_MONPLL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)

FCTRL - Fault Control Register
#define	PWM_FCTRL_FIE_MASK (0xFU)

#define	PWM_FCTRL_FIE_SHIFT (0U)

#define	PWM_FCTRL_FIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)

#define	PWM_FCTRL_FSAFE_MASK (0xF0U)

#define	PWM_FCTRL_FSAFE_SHIFT (4U)

#define	PWM_FCTRL_FSAFE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)

#define	PWM_FCTRL_FAUTO_MASK (0xF00U)

#define	PWM_FCTRL_FAUTO_SHIFT (8U)

#define	PWM_FCTRL_FAUTO(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)

#define	PWM_FCTRL_FLVL_MASK (0xF000U)

#define	PWM_FCTRL_FLVL_SHIFT (12U)

#define	PWM_FCTRL_FLVL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)

FSTS - Fault Status Register
#define	PWM_FSTS_FFLAG_MASK (0xFU)

#define	PWM_FSTS_FFLAG_SHIFT (0U)

#define	PWM_FSTS_FFLAG(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)

#define	PWM_FSTS_FFULL_MASK (0xF0U)

#define	PWM_FSTS_FFULL_SHIFT (4U)

#define	PWM_FSTS_FFULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)

#define	PWM_FSTS_FFPIN_MASK (0xF00U)

#define	PWM_FSTS_FFPIN_SHIFT (8U)

#define	PWM_FSTS_FFPIN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)

#define	PWM_FSTS_FHALF_MASK (0xF000U)

#define	PWM_FSTS_FHALF_SHIFT (12U)

#define	PWM_FSTS_FHALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)

FFILT - Fault Filter Register
#define	PWM_FFILT_FILT_PER_MASK (0xFFU)

#define	PWM_FFILT_FILT_PER_SHIFT (0U)

#define	PWM_FFILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)

#define	PWM_FFILT_FILT_CNT_MASK (0x700U)

#define	PWM_FFILT_FILT_CNT_SHIFT (8U)

#define	PWM_FFILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)

#define	PWM_FFILT_GSTR_MASK (0x8000U)

#define	PWM_FFILT_GSTR_SHIFT (15U)

#define	PWM_FFILT_GSTR(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)

FTST - Fault Test Register
#define	PWM_FTST_FTEST_MASK (0x1U)

#define	PWM_FTST_FTEST_SHIFT (0U)

#define	PWM_FTST_FTEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)

FCTRL2 - Fault Control 2 Register
#define	PWM_FCTRL2_NOCOMB_MASK (0xFU)

#define	PWM_FCTRL2_NOCOMB_SHIFT (0U)

#define	PWM_FCTRL2_NOCOMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)

CNT - Counter Register
#define	PWM_CNT_CNT_MASK (0xFFFFU)

#define	PWM_CNT_CNT_SHIFT (0U)

#define	PWM_CNT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)

INIT - Initial Count Register
#define	PWM_INIT_INIT_MASK (0xFFFFU)

#define	PWM_INIT_INIT_SHIFT (0U)

#define	PWM_INIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)

CTRL2 - Control 2 register
#define	PWM_CTRL2_CLK_SEL_MASK (0x3U)

#define	PWM_CTRL2_CLK_SEL_SHIFT (0U)

#define	PWM_CTRL2_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)

#define	PWM_CTRL2_RELOAD_SEL_MASK (0x4U)

#define	PWM_CTRL2_RELOAD_SEL_SHIFT (2U)

#define	PWM_CTRL2_RELOAD_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)

#define	PWM_CTRL2_FORCE_SEL_MASK (0x38U)

#define	PWM_CTRL2_FORCE_SEL_SHIFT (3U)

#define	PWM_CTRL2_FORCE_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)

#define	PWM_CTRL2_FORCE_MASK (0x40U)

#define	PWM_CTRL2_FORCE_SHIFT (6U)

#define	PWM_CTRL2_FORCE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)

#define	PWM_CTRL2_FRCEN_MASK (0x80U)

#define	PWM_CTRL2_FRCEN_SHIFT (7U)

#define	PWM_CTRL2_FRCEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)

#define	PWM_CTRL2_INIT_SEL_MASK (0x300U)

#define	PWM_CTRL2_INIT_SEL_SHIFT (8U)

#define	PWM_CTRL2_INIT_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)

#define	PWM_CTRL2_PWMX_INIT_MASK (0x400U)

#define	PWM_CTRL2_PWMX_INIT_SHIFT (10U)

#define	PWM_CTRL2_PWMX_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)

#define	PWM_CTRL2_PWM45_INIT_MASK (0x800U)

#define	PWM_CTRL2_PWM45_INIT_SHIFT (11U)

#define	PWM_CTRL2_PWM45_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)

#define	PWM_CTRL2_PWM23_INIT_MASK (0x1000U)

#define	PWM_CTRL2_PWM23_INIT_SHIFT (12U)

#define	PWM_CTRL2_PWM23_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)

#define	PWM_CTRL2_INDEP_MASK (0x2000U)

#define	PWM_CTRL2_INDEP_SHIFT (13U)

#define	PWM_CTRL2_INDEP(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)

#define	PWM_CTRL2_WAITEN_MASK (0x4000U)

#define	PWM_CTRL2_WAITEN_SHIFT (14U)

#define	PWM_CTRL2_WAITEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)

#define	PWM_CTRL2_DBGEN_MASK (0x8000U)

#define	PWM_CTRL2_DBGEN_SHIFT (15U)

#define	PWM_CTRL2_DBGEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)

CTRL - Control Register
#define	PWM_CTRL_DBLEN_MASK (0x1U)

#define	PWM_CTRL_DBLEN_SHIFT (0U)

#define	PWM_CTRL_DBLEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)

#define	PWM_CTRL_DBLX_MASK (0x2U)

#define	PWM_CTRL_DBLX_SHIFT (1U)

#define	PWM_CTRL_DBLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)

#define	PWM_CTRL_LDMOD_MASK (0x4U)

#define	PWM_CTRL_LDMOD_SHIFT (2U)

#define	PWM_CTRL_LDMOD(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)

#define	PWM_CTRL_SPLIT_MASK (0x8U)

#define	PWM_CTRL_SPLIT_SHIFT (3U)

#define	PWM_CTRL_SPLIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)

#define	PWM_CTRL_PRSC_MASK (0x70U)

#define	PWM_CTRL_PRSC_SHIFT (4U)

#define	PWM_CTRL_PRSC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)

#define	PWM_CTRL_COMPMODE_MASK (0x80U)

#define	PWM_CTRL_COMPMODE_SHIFT (7U)

#define	PWM_CTRL_COMPMODE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)

#define	PWM_CTRL_DT_MASK (0x300U)

#define	PWM_CTRL_DT_SHIFT (8U)

#define	PWM_CTRL_DT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)

#define	PWM_CTRL_FULL_MASK (0x400U)

#define	PWM_CTRL_FULL_SHIFT (10U)

#define	PWM_CTRL_FULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)

#define	PWM_CTRL_HALF_MASK (0x800U)

#define	PWM_CTRL_HALF_SHIFT (11U)

#define	PWM_CTRL_HALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)

#define	PWM_CTRL_LDFQ_MASK (0xF000U)

#define	PWM_CTRL_LDFQ_SHIFT (12U)

#define	PWM_CTRL_LDFQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)

VAL0 - Value Register 0
#define	PWM_VAL0_VAL0_MASK (0xFFFFU)

#define	PWM_VAL0_VAL0_SHIFT (0U)

#define	PWM_VAL0_VAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)

FRACVAL1 - Fractional Value Register 1
#define	PWM_FRACVAL1_FRACVAL1_MASK (0xF800U)

#define	PWM_FRACVAL1_FRACVAL1_SHIFT (11U)

#define	PWM_FRACVAL1_FRACVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)

VAL1 - Value Register 1
#define	PWM_VAL1_VAL1_MASK (0xFFFFU)

#define	PWM_VAL1_VAL1_SHIFT (0U)

#define	PWM_VAL1_VAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)

FRACVAL2 - Fractional Value Register 2
#define	PWM_FRACVAL2_FRACVAL2_MASK (0xF800U)

#define	PWM_FRACVAL2_FRACVAL2_SHIFT (11U)

#define	PWM_FRACVAL2_FRACVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)

VAL2 - Value Register 2
#define	PWM_VAL2_VAL2_MASK (0xFFFFU)

#define	PWM_VAL2_VAL2_SHIFT (0U)

#define	PWM_VAL2_VAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)

FRACVAL3 - Fractional Value Register 3
#define	PWM_FRACVAL3_FRACVAL3_MASK (0xF800U)

#define	PWM_FRACVAL3_FRACVAL3_SHIFT (11U)

#define	PWM_FRACVAL3_FRACVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)

VAL3 - Value Register 3
#define	PWM_VAL3_VAL3_MASK (0xFFFFU)

#define	PWM_VAL3_VAL3_SHIFT (0U)

#define	PWM_VAL3_VAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)

FRACVAL4 - Fractional Value Register 4
#define	PWM_FRACVAL4_FRACVAL4_MASK (0xF800U)

#define	PWM_FRACVAL4_FRACVAL4_SHIFT (11U)

#define	PWM_FRACVAL4_FRACVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)

VAL4 - Value Register 4
#define	PWM_VAL4_VAL4_MASK (0xFFFFU)

#define	PWM_VAL4_VAL4_SHIFT (0U)

#define	PWM_VAL4_VAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)

FRACVAL5 - Fractional Value Register 5
#define	PWM_FRACVAL5_FRACVAL5_MASK (0xF800U)

#define	PWM_FRACVAL5_FRACVAL5_SHIFT (11U)

#define	PWM_FRACVAL5_FRACVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)

VAL5 - Value Register 5
#define	PWM_VAL5_VAL5_MASK (0xFFFFU)

#define	PWM_VAL5_VAL5_SHIFT (0U)

#define	PWM_VAL5_VAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)

FRCTRL - Fractional Control Register
#define	PWM_FRCTRL_FRAC1_EN_MASK (0x2U)

#define	PWM_FRCTRL_FRAC1_EN_SHIFT (1U)

#define	PWM_FRCTRL_FRAC1_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)

#define	PWM_FRCTRL_FRAC23_EN_MASK (0x4U)

#define	PWM_FRCTRL_FRAC23_EN_SHIFT (2U)

#define	PWM_FRCTRL_FRAC23_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)

#define	PWM_FRCTRL_FRAC45_EN_MASK (0x10U)

#define	PWM_FRCTRL_FRAC45_EN_SHIFT (4U)

#define	PWM_FRCTRL_FRAC45_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)

#define	PWM_FRCTRL_TEST_MASK (0x8000U)

#define	PWM_FRCTRL_TEST_SHIFT (15U)

#define	PWM_FRCTRL_TEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)

OCTRL - Output Control Register
#define	PWM_OCTRL_PWMXFS_MASK (0x3U)

#define	PWM_OCTRL_PWMXFS_SHIFT (0U)

#define	PWM_OCTRL_PWMXFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)

#define	PWM_OCTRL_PWMBFS_MASK (0xCU)

#define	PWM_OCTRL_PWMBFS_SHIFT (2U)

#define	PWM_OCTRL_PWMBFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)

#define	PWM_OCTRL_PWMAFS_MASK (0x30U)

#define	PWM_OCTRL_PWMAFS_SHIFT (4U)

#define	PWM_OCTRL_PWMAFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)

#define	PWM_OCTRL_POLX_MASK (0x100U)

#define	PWM_OCTRL_POLX_SHIFT (8U)

#define	PWM_OCTRL_POLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)

#define	PWM_OCTRL_POLB_MASK (0x200U)

#define	PWM_OCTRL_POLB_SHIFT (9U)

#define	PWM_OCTRL_POLB(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)

#define	PWM_OCTRL_POLA_MASK (0x400U)

#define	PWM_OCTRL_POLA_SHIFT (10U)

#define	PWM_OCTRL_POLA(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)

#define	PWM_OCTRL_PWMX_IN_MASK (0x2000U)

#define	PWM_OCTRL_PWMX_IN_SHIFT (13U)

#define	PWM_OCTRL_PWMX_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)

#define	PWM_OCTRL_PWMB_IN_MASK (0x4000U)

#define	PWM_OCTRL_PWMB_IN_SHIFT (14U)

#define	PWM_OCTRL_PWMB_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)

#define	PWM_OCTRL_PWMA_IN_MASK (0x8000U)

#define	PWM_OCTRL_PWMA_IN_SHIFT (15U)

#define	PWM_OCTRL_PWMA_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)

STS - Status Register
#define	PWM_STS_CMPF_MASK (0x3FU)

#define	PWM_STS_CMPF_SHIFT (0U)

#define	PWM_STS_CMPF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)

#define	PWM_STS_CFX0_MASK (0x40U)

#define	PWM_STS_CFX0_SHIFT (6U)

#define	PWM_STS_CFX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)

#define	PWM_STS_CFX1_MASK (0x80U)

#define	PWM_STS_CFX1_SHIFT (7U)

#define	PWM_STS_CFX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)

#define	PWM_STS_CFB0_MASK (0x100U)

#define	PWM_STS_CFB0_SHIFT (8U)

#define	PWM_STS_CFB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)

#define	PWM_STS_CFB1_MASK (0x200U)

#define	PWM_STS_CFB1_SHIFT (9U)

#define	PWM_STS_CFB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)

#define	PWM_STS_CFA0_MASK (0x400U)

#define	PWM_STS_CFA0_SHIFT (10U)

#define	PWM_STS_CFA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)

#define	PWM_STS_CFA1_MASK (0x800U)

#define	PWM_STS_CFA1_SHIFT (11U)

#define	PWM_STS_CFA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)

#define	PWM_STS_RF_MASK (0x1000U)

#define	PWM_STS_RF_SHIFT (12U)

#define	PWM_STS_RF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)

#define	PWM_STS_REF_MASK (0x2000U)

#define	PWM_STS_REF_SHIFT (13U)

#define	PWM_STS_REF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)

#define	PWM_STS_RUF_MASK (0x4000U)

#define	PWM_STS_RUF_SHIFT (14U)

#define	PWM_STS_RUF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)

INTEN - Interrupt Enable Register
#define	PWM_INTEN_CMPIE_MASK (0x3FU)

#define	PWM_INTEN_CMPIE_SHIFT (0U)

#define	PWM_INTEN_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)

#define	PWM_INTEN_CX0IE_MASK (0x40U)

#define	PWM_INTEN_CX0IE_SHIFT (6U)

#define	PWM_INTEN_CX0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)

#define	PWM_INTEN_CX1IE_MASK (0x80U)

#define	PWM_INTEN_CX1IE_SHIFT (7U)

#define	PWM_INTEN_CX1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)

#define	PWM_INTEN_CB0IE_MASK (0x100U)

#define	PWM_INTEN_CB0IE_SHIFT (8U)

#define	PWM_INTEN_CB0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)

#define	PWM_INTEN_CB1IE_MASK (0x200U)

#define	PWM_INTEN_CB1IE_SHIFT (9U)

#define	PWM_INTEN_CB1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)

#define	PWM_INTEN_CA0IE_MASK (0x400U)

#define	PWM_INTEN_CA0IE_SHIFT (10U)

#define	PWM_INTEN_CA0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)

#define	PWM_INTEN_CA1IE_MASK (0x800U)

#define	PWM_INTEN_CA1IE_SHIFT (11U)

#define	PWM_INTEN_CA1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)

#define	PWM_INTEN_RIE_MASK (0x1000U)

#define	PWM_INTEN_RIE_SHIFT (12U)

#define	PWM_INTEN_RIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)

#define	PWM_INTEN_REIE_MASK (0x2000U)

#define	PWM_INTEN_REIE_SHIFT (13U)

#define	PWM_INTEN_REIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)

DMAEN - DMA Enable Register
#define	PWM_DMAEN_CX0DE_MASK (0x1U)

#define	PWM_DMAEN_CX0DE_SHIFT (0U)

#define	PWM_DMAEN_CX0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)

#define	PWM_DMAEN_CX1DE_MASK (0x2U)

#define	PWM_DMAEN_CX1DE_SHIFT (1U)

#define	PWM_DMAEN_CX1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)

#define	PWM_DMAEN_CB0DE_MASK (0x4U)

#define	PWM_DMAEN_CB0DE_SHIFT (2U)

#define	PWM_DMAEN_CB0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)

#define	PWM_DMAEN_CB1DE_MASK (0x8U)

#define	PWM_DMAEN_CB1DE_SHIFT (3U)

#define	PWM_DMAEN_CB1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)

#define	PWM_DMAEN_CA0DE_MASK (0x10U)

#define	PWM_DMAEN_CA0DE_SHIFT (4U)

#define	PWM_DMAEN_CA0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)

#define	PWM_DMAEN_CA1DE_MASK (0x20U)

#define	PWM_DMAEN_CA1DE_SHIFT (5U)

#define	PWM_DMAEN_CA1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)

#define	PWM_DMAEN_CAPTDE_MASK (0xC0U)

#define	PWM_DMAEN_CAPTDE_SHIFT (6U)

#define	PWM_DMAEN_CAPTDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)

#define	PWM_DMAEN_FAND_MASK (0x100U)

#define	PWM_DMAEN_FAND_SHIFT (8U)

#define	PWM_DMAEN_FAND(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)

#define	PWM_DMAEN_VALDE_MASK (0x200U)

#define	PWM_DMAEN_VALDE_SHIFT (9U)

#define	PWM_DMAEN_VALDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)

TCTRL - Output Trigger Control Register
#define	PWM_TCTRL_OUT_TRIG_EN_MASK (0x3FU)

#define	PWM_TCTRL_OUT_TRIG_EN_SHIFT (0U)

#define	PWM_TCTRL_OUT_TRIG_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)

#define	PWM_TCTRL_TRGFRQ_MASK (0x1000U)

#define	PWM_TCTRL_TRGFRQ_SHIFT (12U)

#define	PWM_TCTRL_TRGFRQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)

#define	PWM_TCTRL_PWBOT1_MASK (0x4000U)

#define	PWM_TCTRL_PWBOT1_SHIFT (14U)

#define	PWM_TCTRL_PWBOT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)

#define	PWM_TCTRL_PWAOT0_MASK (0x8000U)

#define	PWM_TCTRL_PWAOT0_SHIFT (15U)

#define	PWM_TCTRL_PWAOT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)

DISMAP - Fault Disable Mapping Register 0
#define	PWM_DISMAP_DIS0A_MASK (0xFU)

#define	PWM_DISMAP_DIS0A_SHIFT (0U)

#define	PWM_DISMAP_DIS0A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)

#define	PWM_DISMAP_DIS0B_MASK (0xF0U)

#define	PWM_DISMAP_DIS0B_SHIFT (4U)

#define	PWM_DISMAP_DIS0B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)

#define	PWM_DISMAP_DIS0X_MASK (0xF00U)

#define	PWM_DISMAP_DIS0X_SHIFT (8U)

#define	PWM_DISMAP_DIS0X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)

DTCNT0 - Deadtime Count Register 0
#define	PWM_DTCNT0_DTCNT0_MASK (0xFFFFU)

#define	PWM_DTCNT0_DTCNT0_SHIFT (0U)

#define	PWM_DTCNT0_DTCNT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)

DTCNT1 - Deadtime Count Register 1
#define	PWM_DTCNT1_DTCNT1_MASK (0xFFFFU)

#define	PWM_DTCNT1_DTCNT1_SHIFT (0U)

#define	PWM_DTCNT1_DTCNT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)

CAPTCTRLA - Capture Control A Register
#define	PWM_CAPTCTRLA_ARMA_MASK (0x1U)

#define	PWM_CAPTCTRLA_ARMA_SHIFT (0U)

#define	PWM_CAPTCTRLA_ARMA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)

#define	PWM_CAPTCTRLA_ONESHOTA_MASK (0x2U)

#define	PWM_CAPTCTRLA_ONESHOTA_SHIFT (1U)

#define	PWM_CAPTCTRLA_ONESHOTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)

#define	PWM_CAPTCTRLA_EDGA0_MASK (0xCU)

#define	PWM_CAPTCTRLA_EDGA0_SHIFT (2U)

#define	PWM_CAPTCTRLA_EDGA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)

#define	PWM_CAPTCTRLA_EDGA1_MASK (0x30U)

#define	PWM_CAPTCTRLA_EDGA1_SHIFT (4U)

#define	PWM_CAPTCTRLA_EDGA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)

#define	PWM_CAPTCTRLA_INP_SELA_MASK (0x40U)

#define	PWM_CAPTCTRLA_INP_SELA_SHIFT (6U)

#define	PWM_CAPTCTRLA_INP_SELA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)

#define	PWM_CAPTCTRLA_EDGCNTA_EN_MASK (0x80U)

#define	PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT (7U)

#define	PWM_CAPTCTRLA_EDGCNTA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)

#define	PWM_CAPTCTRLA_CFAWM_MASK (0x300U)

#define	PWM_CAPTCTRLA_CFAWM_SHIFT (8U)

#define	PWM_CAPTCTRLA_CFAWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)

#define	PWM_CAPTCTRLA_CA0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLA_CA0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLA_CA0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)

#define	PWM_CAPTCTRLA_CA1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLA_CA1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLA_CA1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)

CAPTCOMPA - Capture Compare A Register
#define	PWM_CAPTCOMPA_EDGCMPA_MASK (0xFFU)

#define	PWM_CAPTCOMPA_EDGCMPA_SHIFT (0U)

#define	PWM_CAPTCOMPA_EDGCMPA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)

#define	PWM_CAPTCOMPA_EDGCNTA_MASK (0xFF00U)

#define	PWM_CAPTCOMPA_EDGCNTA_SHIFT (8U)

#define	PWM_CAPTCOMPA_EDGCNTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)

CAPTCTRLB - Capture Control B Register
#define	PWM_CAPTCTRLB_ARMB_MASK (0x1U)

#define	PWM_CAPTCTRLB_ARMB_SHIFT (0U)

#define	PWM_CAPTCTRLB_ARMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)

#define	PWM_CAPTCTRLB_ONESHOTB_MASK (0x2U)

#define	PWM_CAPTCTRLB_ONESHOTB_SHIFT (1U)

#define	PWM_CAPTCTRLB_ONESHOTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)

#define	PWM_CAPTCTRLB_EDGB0_MASK (0xCU)

#define	PWM_CAPTCTRLB_EDGB0_SHIFT (2U)

#define	PWM_CAPTCTRLB_EDGB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)

#define	PWM_CAPTCTRLB_EDGB1_MASK (0x30U)

#define	PWM_CAPTCTRLB_EDGB1_SHIFT (4U)

#define	PWM_CAPTCTRLB_EDGB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)

#define	PWM_CAPTCTRLB_INP_SELB_MASK (0x40U)

#define	PWM_CAPTCTRLB_INP_SELB_SHIFT (6U)

#define	PWM_CAPTCTRLB_INP_SELB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)

#define	PWM_CAPTCTRLB_EDGCNTB_EN_MASK (0x80U)

#define	PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT (7U)

#define	PWM_CAPTCTRLB_EDGCNTB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)

#define	PWM_CAPTCTRLB_CFBWM_MASK (0x300U)

#define	PWM_CAPTCTRLB_CFBWM_SHIFT (8U)

#define	PWM_CAPTCTRLB_CFBWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)

#define	PWM_CAPTCTRLB_CB0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLB_CB0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLB_CB0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)

#define	PWM_CAPTCTRLB_CB1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLB_CB1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLB_CB1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)

CAPTCOMPB - Capture Compare B Register
#define	PWM_CAPTCOMPB_EDGCMPB_MASK (0xFFU)

#define	PWM_CAPTCOMPB_EDGCMPB_SHIFT (0U)

#define	PWM_CAPTCOMPB_EDGCMPB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)

#define	PWM_CAPTCOMPB_EDGCNTB_MASK (0xFF00U)

#define	PWM_CAPTCOMPB_EDGCNTB_SHIFT (8U)

#define	PWM_CAPTCOMPB_EDGCNTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)

CAPTCTRLX - Capture Control X Register
#define	PWM_CAPTCTRLX_ARMX_MASK (0x1U)

#define	PWM_CAPTCTRLX_ARMX_SHIFT (0U)

#define	PWM_CAPTCTRLX_ARMX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)

#define	PWM_CAPTCTRLX_ONESHOTX_MASK (0x2U)

#define	PWM_CAPTCTRLX_ONESHOTX_SHIFT (1U)

#define	PWM_CAPTCTRLX_ONESHOTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)

#define	PWM_CAPTCTRLX_EDGX0_MASK (0xCU)

#define	PWM_CAPTCTRLX_EDGX0_SHIFT (2U)

#define	PWM_CAPTCTRLX_EDGX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)

#define	PWM_CAPTCTRLX_EDGX1_MASK (0x30U)

#define	PWM_CAPTCTRLX_EDGX1_SHIFT (4U)

#define	PWM_CAPTCTRLX_EDGX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)

#define	PWM_CAPTCTRLX_INP_SELX_MASK (0x40U)

#define	PWM_CAPTCTRLX_INP_SELX_SHIFT (6U)

#define	PWM_CAPTCTRLX_INP_SELX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)

#define	PWM_CAPTCTRLX_EDGCNTX_EN_MASK (0x80U)

#define	PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT (7U)

#define	PWM_CAPTCTRLX_EDGCNTX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)

#define	PWM_CAPTCTRLX_CFXWM_MASK (0x300U)

#define	PWM_CAPTCTRLX_CFXWM_SHIFT (8U)

#define	PWM_CAPTCTRLX_CFXWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)

#define	PWM_CAPTCTRLX_CX0CNT_MASK (0x1C00U)

#define	PWM_CAPTCTRLX_CX0CNT_SHIFT (10U)

#define	PWM_CAPTCTRLX_CX0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)

#define	PWM_CAPTCTRLX_CX1CNT_MASK (0xE000U)

#define	PWM_CAPTCTRLX_CX1CNT_SHIFT (13U)

#define	PWM_CAPTCTRLX_CX1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)

CAPTCOMPX - Capture Compare X Register
#define	PWM_CAPTCOMPX_EDGCMPX_MASK (0xFFU)

#define	PWM_CAPTCOMPX_EDGCMPX_SHIFT (0U)

#define	PWM_CAPTCOMPX_EDGCMPX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)

#define	PWM_CAPTCOMPX_EDGCNTX_MASK (0xFF00U)

#define	PWM_CAPTCOMPX_EDGCNTX_SHIFT (8U)

#define	PWM_CAPTCOMPX_EDGCNTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)

CVAL0 - Capture Value 0 Register
#define	PWM_CVAL0_CAPTVAL0_MASK (0xFFFFU)

#define	PWM_CVAL0_CAPTVAL0_SHIFT (0U)

#define	PWM_CVAL0_CAPTVAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)

CVAL0CYC - Capture Value 0 Cycle Register
#define	PWM_CVAL0CYC_CVAL0CYC_MASK (0xFU)

#define	PWM_CVAL0CYC_CVAL0CYC_SHIFT (0U)

#define	PWM_CVAL0CYC_CVAL0CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)

CVAL1 - Capture Value 1 Register
#define	PWM_CVAL1_CAPTVAL1_MASK (0xFFFFU)

#define	PWM_CVAL1_CAPTVAL1_SHIFT (0U)

#define	PWM_CVAL1_CAPTVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)

CVAL1CYC - Capture Value 1 Cycle Register
#define	PWM_CVAL1CYC_CVAL1CYC_MASK (0xFU)

#define	PWM_CVAL1CYC_CVAL1CYC_SHIFT (0U)

#define	PWM_CVAL1CYC_CVAL1CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)

CVAL2 - Capture Value 2 Register
#define	PWM_CVAL2_CAPTVAL2_MASK (0xFFFFU)

#define	PWM_CVAL2_CAPTVAL2_SHIFT (0U)

#define	PWM_CVAL2_CAPTVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)

CVAL2CYC - Capture Value 2 Cycle Register
#define	PWM_CVAL2CYC_CVAL2CYC_MASK (0xFU)

#define	PWM_CVAL2CYC_CVAL2CYC_SHIFT (0U)

#define	PWM_CVAL2CYC_CVAL2CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)

CVAL3 - Capture Value 3 Register
#define	PWM_CVAL3_CAPTVAL3_MASK (0xFFFFU)

#define	PWM_CVAL3_CAPTVAL3_SHIFT (0U)

#define	PWM_CVAL3_CAPTVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)

CVAL3CYC - Capture Value 3 Cycle Register
#define	PWM_CVAL3CYC_CVAL3CYC_MASK (0xFU)

#define	PWM_CVAL3CYC_CVAL3CYC_SHIFT (0U)

#define	PWM_CVAL3CYC_CVAL3CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)

CVAL4 - Capture Value 4 Register
#define	PWM_CVAL4_CAPTVAL4_MASK (0xFFFFU)

#define	PWM_CVAL4_CAPTVAL4_SHIFT (0U)

#define	PWM_CVAL4_CAPTVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)

CVAL4CYC - Capture Value 4 Cycle Register
#define	PWM_CVAL4CYC_CVAL4CYC_MASK (0xFU)

#define	PWM_CVAL4CYC_CVAL4CYC_SHIFT (0U)

#define	PWM_CVAL4CYC_CVAL4CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)

CVAL5 - Capture Value 5 Register
#define	PWM_CVAL5_CAPTVAL5_MASK (0xFFFFU)

#define	PWM_CVAL5_CAPTVAL5_SHIFT (0U)

#define	PWM_CVAL5_CAPTVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)

CVAL5CYC - Capture Value 5 Cycle Register
#define	PWM_CVAL5CYC_CVAL5CYC_MASK (0xFU)

#define	PWM_CVAL5CYC_CVAL5CYC_SHIFT (0U)

#define	PWM_CVAL5CYC_CVAL5CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)

OUTEN - Output Enable Register
#define	PWM_OUTEN_PWMX_EN_MASK (0xFU)

#define	PWM_OUTEN_PWMX_EN_SHIFT (0U)

#define	PWM_OUTEN_PWMX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)

#define	PWM_OUTEN_PWMB_EN_MASK (0xF0U)

#define	PWM_OUTEN_PWMB_EN_SHIFT (4U)

#define	PWM_OUTEN_PWMB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)

#define	PWM_OUTEN_PWMA_EN_MASK (0xF00U)

#define	PWM_OUTEN_PWMA_EN_SHIFT (8U)

#define	PWM_OUTEN_PWMA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)

MASK - Mask Register
#define	PWM_MASK_MASKX_MASK (0xFU)

#define	PWM_MASK_MASKX_SHIFT (0U)

#define	PWM_MASK_MASKX(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)

#define	PWM_MASK_MASKB_MASK (0xF0U)

#define	PWM_MASK_MASKB_SHIFT (4U)

#define	PWM_MASK_MASKB(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)

#define	PWM_MASK_MASKA_MASK (0xF00U)

#define	PWM_MASK_MASKA_SHIFT (8U)

#define	PWM_MASK_MASKA(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)

SWCOUT - Software Controlled Output Register
#define	PWM_SWCOUT_SM0OUT45_MASK (0x1U)

#define	PWM_SWCOUT_SM0OUT45_SHIFT (0U)

#define	PWM_SWCOUT_SM0OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)

#define	PWM_SWCOUT_SM0OUT23_MASK (0x2U)

#define	PWM_SWCOUT_SM0OUT23_SHIFT (1U)

#define	PWM_SWCOUT_SM0OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)

#define	PWM_SWCOUT_SM1OUT45_MASK (0x4U)

#define	PWM_SWCOUT_SM1OUT45_SHIFT (2U)

#define	PWM_SWCOUT_SM1OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)

#define	PWM_SWCOUT_SM1OUT23_MASK (0x8U)

#define	PWM_SWCOUT_SM1OUT23_SHIFT (3U)

#define	PWM_SWCOUT_SM1OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)

#define	PWM_SWCOUT_SM2OUT45_MASK (0x10U)

#define	PWM_SWCOUT_SM2OUT45_SHIFT (4U)

#define	PWM_SWCOUT_SM2OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)

#define	PWM_SWCOUT_SM2OUT23_MASK (0x20U)

#define	PWM_SWCOUT_SM2OUT23_SHIFT (5U)

#define	PWM_SWCOUT_SM2OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)

#define	PWM_SWCOUT_SM3OUT45_MASK (0x40U)

#define	PWM_SWCOUT_SM3OUT45_SHIFT (6U)

#define	PWM_SWCOUT_SM3OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)

#define	PWM_SWCOUT_SM3OUT23_MASK (0x80U)

#define	PWM_SWCOUT_SM3OUT23_SHIFT (7U)

#define	PWM_SWCOUT_SM3OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)

DTSRCSEL - PWM Source Select Register
#define	PWM_DTSRCSEL_SM0SEL45_MASK (0x3U)

#define	PWM_DTSRCSEL_SM0SEL45_SHIFT (0U)

#define	PWM_DTSRCSEL_SM0SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)

#define	PWM_DTSRCSEL_SM0SEL23_MASK (0xCU)

#define	PWM_DTSRCSEL_SM0SEL23_SHIFT (2U)

#define	PWM_DTSRCSEL_SM0SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)

#define	PWM_DTSRCSEL_SM1SEL45_MASK (0x30U)

#define	PWM_DTSRCSEL_SM1SEL45_SHIFT (4U)

#define	PWM_DTSRCSEL_SM1SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)

#define	PWM_DTSRCSEL_SM1SEL23_MASK (0xC0U)

#define	PWM_DTSRCSEL_SM1SEL23_SHIFT (6U)

#define	PWM_DTSRCSEL_SM1SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)

#define	PWM_DTSRCSEL_SM2SEL45_MASK (0x300U)

#define	PWM_DTSRCSEL_SM2SEL45_SHIFT (8U)

#define	PWM_DTSRCSEL_SM2SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)

#define	PWM_DTSRCSEL_SM2SEL23_MASK (0xC00U)

#define	PWM_DTSRCSEL_SM2SEL23_SHIFT (10U)

#define	PWM_DTSRCSEL_SM2SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)

#define	PWM_DTSRCSEL_SM3SEL45_MASK (0x3000U)

#define	PWM_DTSRCSEL_SM3SEL45_SHIFT (12U)

#define	PWM_DTSRCSEL_SM3SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)

#define	PWM_DTSRCSEL_SM3SEL23_MASK (0xC000U)

#define	PWM_DTSRCSEL_SM3SEL23_SHIFT (14U)

#define	PWM_DTSRCSEL_SM3SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)

MCTRL - Master Control Register
#define	PWM_MCTRL_LDOK_MASK (0xFU)

#define	PWM_MCTRL_LDOK_SHIFT (0U)

#define	PWM_MCTRL_LDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)

#define	PWM_MCTRL_CLDOK_MASK (0xF0U)

#define	PWM_MCTRL_CLDOK_SHIFT (4U)

#define	PWM_MCTRL_CLDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)

#define	PWM_MCTRL_RUN_MASK (0xF00U)

#define	PWM_MCTRL_RUN_SHIFT (8U)

#define	PWM_MCTRL_RUN(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)

#define	PWM_MCTRL_IPOL_MASK (0xF000U)

#define	PWM_MCTRL_IPOL_SHIFT (12U)

#define	PWM_MCTRL_IPOL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)

MCTRL2 - Master Control 2 Register
#define	PWM_MCTRL2_MONPLL_MASK (0x3U)

#define	PWM_MCTRL2_MONPLL_SHIFT (0U)

#define	PWM_MCTRL2_MONPLL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)

FCTRL - Fault Control Register
#define	PWM_FCTRL_FIE_MASK (0xFU)

#define	PWM_FCTRL_FIE_SHIFT (0U)

#define	PWM_FCTRL_FIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)

#define	PWM_FCTRL_FSAFE_MASK (0xF0U)

#define	PWM_FCTRL_FSAFE_SHIFT (4U)

#define	PWM_FCTRL_FSAFE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)

#define	PWM_FCTRL_FAUTO_MASK (0xF00U)

#define	PWM_FCTRL_FAUTO_SHIFT (8U)

#define	PWM_FCTRL_FAUTO(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)

#define	PWM_FCTRL_FLVL_MASK (0xF000U)

#define	PWM_FCTRL_FLVL_SHIFT (12U)

#define	PWM_FCTRL_FLVL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)

FSTS - Fault Status Register
#define	PWM_FSTS_FFLAG_MASK (0xFU)

#define	PWM_FSTS_FFLAG_SHIFT (0U)

#define	PWM_FSTS_FFLAG(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)

#define	PWM_FSTS_FFULL_MASK (0xF0U)

#define	PWM_FSTS_FFULL_SHIFT (4U)

#define	PWM_FSTS_FFULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)

#define	PWM_FSTS_FFPIN_MASK (0xF00U)

#define	PWM_FSTS_FFPIN_SHIFT (8U)

#define	PWM_FSTS_FFPIN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)

#define	PWM_FSTS_FHALF_MASK (0xF000U)

#define	PWM_FSTS_FHALF_SHIFT (12U)

#define	PWM_FSTS_FHALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)

FFILT - Fault Filter Register
#define	PWM_FFILT_FILT_PER_MASK (0xFFU)

#define	PWM_FFILT_FILT_PER_SHIFT (0U)

#define	PWM_FFILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)

#define	PWM_FFILT_FILT_CNT_MASK (0x700U)

#define	PWM_FFILT_FILT_CNT_SHIFT (8U)

#define	PWM_FFILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)

#define	PWM_FFILT_GSTR_MASK (0x8000U)

#define	PWM_FFILT_GSTR_SHIFT (15U)

#define	PWM_FFILT_GSTR(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)

FTST - Fault Test Register
#define	PWM_FTST_FTEST_MASK (0x1U)

#define	PWM_FTST_FTEST_SHIFT (0U)

#define	PWM_FTST_FTEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)

FCTRL2 - Fault Control 2 Register
#define	PWM_FCTRL2_NOCOMB_MASK (0xFU)

#define	PWM_FCTRL2_NOCOMB_SHIFT (0U)

#define	PWM_FCTRL2_NOCOMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)

Detailed Description

Macro Definition Documentation

◆ PWM_CAPTCOMPA_EDGCMPA [1/3]

#define PWM_CAPTCOMPA_EDGCMPA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)

EDGCMPA - Edge Compare A

◆ PWM_CAPTCOMPA_EDGCMPA [2/3]

#define PWM_CAPTCOMPA_EDGCMPA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)

EDGCMPA - Edge Compare A

◆ PWM_CAPTCOMPA_EDGCMPA [3/3]

#define PWM_CAPTCOMPA_EDGCMPA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)

EDGCMPA - Edge Compare A

◆ PWM_CAPTCOMPA_EDGCNTA [1/3]

#define PWM_CAPTCOMPA_EDGCNTA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)

EDGCNTA - Edge Counter A

◆ PWM_CAPTCOMPA_EDGCNTA [2/3]

#define PWM_CAPTCOMPA_EDGCNTA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)

EDGCNTA - Edge Counter A

◆ PWM_CAPTCOMPA_EDGCNTA [3/3]

#define PWM_CAPTCOMPA_EDGCNTA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)

EDGCNTA - Edge Counter A

◆ PWM_CAPTCOMPB_EDGCMPB [1/3]

#define PWM_CAPTCOMPB_EDGCMPB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)

EDGCMPB - Edge Compare B

◆ PWM_CAPTCOMPB_EDGCMPB [2/3]

#define PWM_CAPTCOMPB_EDGCMPB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)

EDGCMPB - Edge Compare B

◆ PWM_CAPTCOMPB_EDGCMPB [3/3]

#define PWM_CAPTCOMPB_EDGCMPB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)

EDGCMPB - Edge Compare B

◆ PWM_CAPTCOMPB_EDGCNTB [1/3]

#define PWM_CAPTCOMPB_EDGCNTB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)

EDGCNTB - Edge Counter B

◆ PWM_CAPTCOMPB_EDGCNTB [2/3]

#define PWM_CAPTCOMPB_EDGCNTB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)

EDGCNTB - Edge Counter B

◆ PWM_CAPTCOMPB_EDGCNTB [3/3]

#define PWM_CAPTCOMPB_EDGCNTB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)

EDGCNTB - Edge Counter B

◆ PWM_CAPTCOMPX_EDGCMPX [1/3]

#define PWM_CAPTCOMPX_EDGCMPX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)

EDGCMPX - Edge Compare X

◆ PWM_CAPTCOMPX_EDGCMPX [2/3]

#define PWM_CAPTCOMPX_EDGCMPX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)

EDGCMPX - Edge Compare X

◆ PWM_CAPTCOMPX_EDGCMPX [3/3]

#define PWM_CAPTCOMPX_EDGCMPX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)

EDGCMPX - Edge Compare X

◆ PWM_CAPTCOMPX_EDGCNTX [1/3]

#define PWM_CAPTCOMPX_EDGCNTX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)

EDGCNTX - Edge Counter X

◆ PWM_CAPTCOMPX_EDGCNTX [2/3]

#define PWM_CAPTCOMPX_EDGCNTX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)

EDGCNTX - Edge Counter X

◆ PWM_CAPTCOMPX_EDGCNTX [3/3]

#define PWM_CAPTCOMPX_EDGCNTX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)

EDGCNTX - Edge Counter X

◆ PWM_CAPTCTRLA_ARMA [1/3]

#define PWM_CAPTCTRLA_ARMA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)

ARMA - Arm A 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled.

◆ PWM_CAPTCTRLA_ARMA [2/3]

#define PWM_CAPTCTRLA_ARMA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)

ARMA - Arm A 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled.

◆ PWM_CAPTCTRLA_ARMA [3/3]

#define PWM_CAPTCTRLA_ARMA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)

ARMA - Arm A 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled.

◆ PWM_CAPTCTRLA_CA0CNT [1/3]

#define PWM_CAPTCTRLA_CA0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)

CA0CNT - Capture A0 FIFO Word Count

◆ PWM_CAPTCTRLA_CA0CNT [2/3]

#define PWM_CAPTCTRLA_CA0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)

CA0CNT - Capture A0 FIFO Word Count

◆ PWM_CAPTCTRLA_CA0CNT [3/3]

#define PWM_CAPTCTRLA_CA0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)

CA0CNT - Capture A0 FIFO Word Count

◆ PWM_CAPTCTRLA_CA1CNT [1/3]

#define PWM_CAPTCTRLA_CA1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)

CA1CNT - Capture A1 FIFO Word Count

◆ PWM_CAPTCTRLA_CA1CNT [2/3]

#define PWM_CAPTCTRLA_CA1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)

CA1CNT - Capture A1 FIFO Word Count

◆ PWM_CAPTCTRLA_CA1CNT [3/3]

#define PWM_CAPTCTRLA_CA1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)

CA1CNT - Capture A1 FIFO Word Count

◆ PWM_CAPTCTRLA_CFAWM [1/3]

#define PWM_CAPTCTRLA_CFAWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)

CFAWM - Capture A FIFOs Water Mark

◆ PWM_CAPTCTRLA_CFAWM [2/3]

#define PWM_CAPTCTRLA_CFAWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)

CFAWM - Capture A FIFOs Water Mark

◆ PWM_CAPTCTRLA_CFAWM [3/3]

#define PWM_CAPTCTRLA_CFAWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)

CFAWM - Capture A FIFOs Water Mark

◆ PWM_CAPTCTRLA_EDGA0 [1/3]

#define PWM_CAPTCTRLA_EDGA0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)

EDGA0 - Edge A 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLA_EDGA0 [2/3]

#define PWM_CAPTCTRLA_EDGA0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)

EDGA0 - Edge A 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLA_EDGA0 [3/3]

#define PWM_CAPTCTRLA_EDGA0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)

EDGA0 - Edge A 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLA_EDGA1 [1/3]

#define PWM_CAPTCTRLA_EDGA1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)

EDGA1 - Edge A 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLA_EDGA1 [2/3]

#define PWM_CAPTCTRLA_EDGA1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)

EDGA1 - Edge A 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLA_EDGA1 [3/3]

#define PWM_CAPTCTRLA_EDGA1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)

EDGA1 - Edge A 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLA_EDGCNTA_EN [1/3]

#define PWM_CAPTCTRLA_EDGCNTA_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)

EDGCNTA_EN - Edge Counter A Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLA_EDGCNTA_EN [2/3]

#define PWM_CAPTCTRLA_EDGCNTA_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)

EDGCNTA_EN - Edge Counter A Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLA_EDGCNTA_EN [3/3]

#define PWM_CAPTCTRLA_EDGCNTA_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)

EDGCNTA_EN - Edge Counter A Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLA_INP_SELA [1/3]

#define PWM_CAPTCTRLA_INP_SELA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)

INP_SELA - Input Select A 0b0..Raw PWM_A input signal selected as source. 0b1..Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers.

◆ PWM_CAPTCTRLA_INP_SELA [2/3]

#define PWM_CAPTCTRLA_INP_SELA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)

INP_SELA - Input Select A 0b0..Raw PWM_A input signal selected as source. 0b1..Edge Counter

◆ PWM_CAPTCTRLA_INP_SELA [3/3]

#define PWM_CAPTCTRLA_INP_SELA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)

INP_SELA - Input Select A 0b0..Raw PWM_A input signal selected as source. 0b1..Edge Counter

◆ PWM_CAPTCTRLA_ONESHOTA [1/3]

#define PWM_CAPTCTRLA_ONESHOTA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)

ONESHOTA - One Shot Mode A 0b0..Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit. 0b1..One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared.

◆ PWM_CAPTCTRLA_ONESHOTA [2/3]

#define PWM_CAPTCTRLA_ONESHOTA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)

ONESHOTA - One Shot Mode A 0b0..Free Running 0b1..One Shot

◆ PWM_CAPTCTRLA_ONESHOTA [3/3]

#define PWM_CAPTCTRLA_ONESHOTA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)

ONESHOTA - One Shot Mode A 0b0..Free Running 0b1..One Shot

◆ PWM_CAPTCTRLB_ARMB [1/3]

#define PWM_CAPTCTRLB_ARMB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)

ARMB - Arm B 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled.

◆ PWM_CAPTCTRLB_ARMB [2/3]

#define PWM_CAPTCTRLB_ARMB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)

ARMB - Arm B 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled.

◆ PWM_CAPTCTRLB_ARMB [3/3]

#define PWM_CAPTCTRLB_ARMB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)

ARMB - Arm B 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled.

◆ PWM_CAPTCTRLB_CB0CNT [1/3]

#define PWM_CAPTCTRLB_CB0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)

CB0CNT - Capture B0 FIFO Word Count

◆ PWM_CAPTCTRLB_CB0CNT [2/3]

#define PWM_CAPTCTRLB_CB0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)

CB0CNT - Capture B0 FIFO Word Count

◆ PWM_CAPTCTRLB_CB0CNT [3/3]

#define PWM_CAPTCTRLB_CB0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)

CB0CNT - Capture B0 FIFO Word Count

◆ PWM_CAPTCTRLB_CB1CNT [1/3]

#define PWM_CAPTCTRLB_CB1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)

CB1CNT - Capture B1 FIFO Word Count

◆ PWM_CAPTCTRLB_CB1CNT [2/3]

#define PWM_CAPTCTRLB_CB1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)

CB1CNT - Capture B1 FIFO Word Count

◆ PWM_CAPTCTRLB_CB1CNT [3/3]

#define PWM_CAPTCTRLB_CB1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)

CB1CNT - Capture B1 FIFO Word Count

◆ PWM_CAPTCTRLB_CFBWM [1/3]

#define PWM_CAPTCTRLB_CFBWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)

CFBWM - Capture B FIFOs Water Mark

◆ PWM_CAPTCTRLB_CFBWM [2/3]

#define PWM_CAPTCTRLB_CFBWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)

CFBWM - Capture B FIFOs Water Mark

◆ PWM_CAPTCTRLB_CFBWM [3/3]

#define PWM_CAPTCTRLB_CFBWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)

CFBWM - Capture B FIFOs Water Mark

◆ PWM_CAPTCTRLB_EDGB0 [1/3]

#define PWM_CAPTCTRLB_EDGB0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)

EDGB0 - Edge B 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLB_EDGB0 [2/3]

#define PWM_CAPTCTRLB_EDGB0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)

EDGB0 - Edge B 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLB_EDGB0 [3/3]

#define PWM_CAPTCTRLB_EDGB0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)

EDGB0 - Edge B 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLB_EDGB1 [1/3]

#define PWM_CAPTCTRLB_EDGB1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)

EDGB1 - Edge B 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLB_EDGB1 [2/3]

#define PWM_CAPTCTRLB_EDGB1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)

EDGB1 - Edge B 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLB_EDGB1 [3/3]

#define PWM_CAPTCTRLB_EDGB1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)

EDGB1 - Edge B 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLB_EDGCNTB_EN [1/3]

#define PWM_CAPTCTRLB_EDGCNTB_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)

EDGCNTB_EN - Edge Counter B Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLB_EDGCNTB_EN [2/3]

#define PWM_CAPTCTRLB_EDGCNTB_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)

EDGCNTB_EN - Edge Counter B Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLB_EDGCNTB_EN [3/3]

#define PWM_CAPTCTRLB_EDGCNTB_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)

EDGCNTB_EN - Edge Counter B Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLB_INP_SELB [1/3]

#define PWM_CAPTCTRLB_INP_SELB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)

INP_SELB - Input Select B 0b0..Raw PWM_B input signal selected as source. 0b1..Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLB[EDGB0] and CAPTCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRB[EDGB0] and/or CAPTCTRLB[EDGB1] fields in order to enable one or both of the capture registers.

◆ PWM_CAPTCTRLB_INP_SELB [2/3]

#define PWM_CAPTCTRLB_INP_SELB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)

INP_SELB - Input Select B 0b0..Raw PWM_B input signal selected as source. 0b1..Edge Counter

◆ PWM_CAPTCTRLB_INP_SELB [3/3]

#define PWM_CAPTCTRLB_INP_SELB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)

INP_SELB - Input Select B 0b0..Raw PWM_B input signal selected as source. 0b1..Edge Counter

◆ PWM_CAPTCTRLB_ONESHOTB [1/3]

#define PWM_CAPTCTRLB_ONESHOTB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)

ONESHOTB - One Shot Mode B 0b0..Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit. 0b1..One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures will be performed until CAPTCTRLB[ARMB] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLB[ARMB] is then cleared.

◆ PWM_CAPTCTRLB_ONESHOTB [2/3]

#define PWM_CAPTCTRLB_ONESHOTB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)

ONESHOTB - One Shot Mode B 0b0..Free Running 0b1..One Shot

◆ PWM_CAPTCTRLB_ONESHOTB [3/3]

#define PWM_CAPTCTRLB_ONESHOTB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)

ONESHOTB - One Shot Mode B 0b0..Free Running 0b1..One Shot

◆ PWM_CAPTCTRLX_ARMX [1/3]

#define PWM_CAPTCTRLX_ARMX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)

ARMX - Arm X 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.

◆ PWM_CAPTCTRLX_ARMX [2/3]

#define PWM_CAPTCTRLX_ARMX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)

ARMX - Arm X 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.

◆ PWM_CAPTCTRLX_ARMX [3/3]

#define PWM_CAPTCTRLX_ARMX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)

ARMX - Arm X 0b0..Input capture operation is disabled. 0b1..Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.

◆ PWM_CAPTCTRLX_CFXWM [1/3]

#define PWM_CAPTCTRLX_CFXWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)

CFXWM - Capture X FIFOs Water Mark

◆ PWM_CAPTCTRLX_CFXWM [2/3]

#define PWM_CAPTCTRLX_CFXWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)

CFXWM - Capture X FIFOs Water Mark

◆ PWM_CAPTCTRLX_CFXWM [3/3]

#define PWM_CAPTCTRLX_CFXWM ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)

CFXWM - Capture X FIFOs Water Mark

◆ PWM_CAPTCTRLX_CX0CNT [1/3]

#define PWM_CAPTCTRLX_CX0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)

CX0CNT - Capture X0 FIFO Word Count

◆ PWM_CAPTCTRLX_CX0CNT [2/3]

#define PWM_CAPTCTRLX_CX0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)

CX0CNT - Capture X0 FIFO Word Count

◆ PWM_CAPTCTRLX_CX0CNT [3/3]

#define PWM_CAPTCTRLX_CX0CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)

CX0CNT - Capture X0 FIFO Word Count

◆ PWM_CAPTCTRLX_CX1CNT [1/3]

#define PWM_CAPTCTRLX_CX1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)

CX1CNT - Capture X1 FIFO Word Count

◆ PWM_CAPTCTRLX_CX1CNT [2/3]

#define PWM_CAPTCTRLX_CX1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)

CX1CNT - Capture X1 FIFO Word Count

◆ PWM_CAPTCTRLX_CX1CNT [3/3]

#define PWM_CAPTCTRLX_CX1CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)

CX1CNT - Capture X1 FIFO Word Count

◆ PWM_CAPTCTRLX_EDGCNTX_EN [1/3]

#define PWM_CAPTCTRLX_EDGCNTX_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)

EDGCNTX_EN - Edge Counter X Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLX_EDGCNTX_EN [2/3]

#define PWM_CAPTCTRLX_EDGCNTX_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)

EDGCNTX_EN - Edge Counter X Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLX_EDGCNTX_EN [3/3]

#define PWM_CAPTCTRLX_EDGCNTX_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)

EDGCNTX_EN - Edge Counter X Enable 0b0..Edge counter disabled and held in reset 0b1..Edge counter enabled

◆ PWM_CAPTCTRLX_EDGX0 [1/3]

#define PWM_CAPTCTRLX_EDGX0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)

EDGX0 - Edge X 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLX_EDGX0 [2/3]

#define PWM_CAPTCTRLX_EDGX0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)

EDGX0 - Edge X 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLX_EDGX0 [3/3]

#define PWM_CAPTCTRLX_EDGX0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)

EDGX0 - Edge X 0 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLX_EDGX1 [1/3]

#define PWM_CAPTCTRLX_EDGX1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)

EDGX1 - Edge X 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLX_EDGX1 [2/3]

#define PWM_CAPTCTRLX_EDGX1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)

EDGX1 - Edge X 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLX_EDGX1 [3/3]

#define PWM_CAPTCTRLX_EDGX1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)

EDGX1 - Edge X 1 0b00..Disabled 0b01..Capture falling edges 0b10..Capture rising edges 0b11..Capture any edge

◆ PWM_CAPTCTRLX_INP_SELX [1/3]

#define PWM_CAPTCTRLX_INP_SELX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)

INP_SELX - Input Select X 0b0..Raw PWM_X input signal selected as source. 0b1..Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers.

◆ PWM_CAPTCTRLX_INP_SELX [2/3]

#define PWM_CAPTCTRLX_INP_SELX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)

INP_SELX - Input Select X 0b0..Raw PWM_X input signal selected as source. 0b1..Edge Counter

◆ PWM_CAPTCTRLX_INP_SELX [3/3]

#define PWM_CAPTCTRLX_INP_SELX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)

INP_SELX - Input Select X 0b0..Raw PWM_X input signal selected as source. 0b1..Edge Counter

◆ PWM_CAPTCTRLX_ONESHOTX [1/3]

#define PWM_CAPTCTRLX_ONESHOTX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)

ONESHOTX - One Shot Mode Aux 0b0..Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit. 0b1..One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared.

◆ PWM_CAPTCTRLX_ONESHOTX [2/3]

#define PWM_CAPTCTRLX_ONESHOTX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)

ONESHOTX - One Shot Mode Aux 0b0..Free Running 0b1..One Shot

◆ PWM_CAPTCTRLX_ONESHOTX [3/3]

#define PWM_CAPTCTRLX_ONESHOTX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)

ONESHOTX - One Shot Mode Aux 0b0..Free Running 0b1..One Shot

◆ PWM_CNT_CNT [1/3]

#define PWM_CNT_CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)

CNT - Counter Register Bits

◆ PWM_CNT_CNT [2/3]

#define PWM_CNT_CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)

CNT - Counter Register Bits

◆ PWM_CNT_CNT [3/3]

#define PWM_CNT_CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)

CNT - Counter Register Bits

◆ PWM_CTRL2_CLK_SEL [1/3]

#define PWM_CTRL2_CLK_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)

CLK_SEL - Clock Source Select 0b00..The IPBus clock is used as the clock for the local prescaler and counter. 0b01..EXT_CLK is used as the clock for the local prescaler and counter. 0b10..Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0. 0b11..reserved

◆ PWM_CTRL2_CLK_SEL [2/3]

#define PWM_CTRL2_CLK_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)

CLK_SEL - Clock Source Select 0b00..The IPBus clock is used as the clock for the local prescaler and counter. 0b01..EXT_CLK is used as the clock for the local prescaler and counter. 0b10..Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0. 0b11..reserved

◆ PWM_CTRL2_CLK_SEL [3/3]

#define PWM_CTRL2_CLK_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)

CLK_SEL - Clock Source Select 0b00..The IPBus clock is used as the clock for the local prescaler and counter. 0b01..EXT_CLK is used as the clock for the local prescaler and counter. 0b10..Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0. 0b11..reserved

◆ PWM_CTRL2_DBGEN [1/3]

#define PWM_CTRL2_DBGEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)

DBGEN - Debug Enable

◆ PWM_CTRL2_DBGEN [2/3]

#define PWM_CTRL2_DBGEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)

DBGEN - Debug Enable

◆ PWM_CTRL2_DBGEN [3/3]

#define PWM_CTRL2_DBGEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)

DBGEN - Debug Enable

◆ PWM_CTRL2_FORCE [1/3]

#define PWM_CTRL2_FORCE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)

FORCE - Force Initialization

◆ PWM_CTRL2_FORCE [2/3]

#define PWM_CTRL2_FORCE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)

FORCE - Force Initialization

◆ PWM_CTRL2_FORCE [3/3]

#define PWM_CTRL2_FORCE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)

FORCE - Force Initialization

◆ PWM_CTRL2_FORCE_SEL [1/3]

#define PWM_CTRL2_FORCE_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)

FORCE_SEL - This read/write bit determines the source of the FORCE OUTPUT signal for this submodule. 0b000..The local force signal, CTRL2[FORCE], from this submodule is used to force updates. 0b001..The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0. 0b010..The local reload signal from this submodule is used to force updates without regard to the state of LDOK. 0b011..The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0. 0b100..The local sync signal from this submodule is used to force updates. 0b101..The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0. 0b110..The external force signal, EXT_FORCE, from outside the PWM module causes updates. 0b111..The external sync signal, EXT_SYNC, from outside the PWM module causes updates.

◆ PWM_CTRL2_FORCE_SEL [2/3]

#define PWM_CTRL2_FORCE_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)

FORCE_SEL - This read/write bit determines the source of the FORCE OUTPUT signal for this submodule. 0b000..The local force signal, CTRL2[FORCE], from this submodule is used to force updates. 0b001..The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0. 0b010..The local reload signal from this submodule is used to force updates without regard to the state of LDOK. 0b011..The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0. 0b100..The local sync signal from this submodule is used to force updates. 0b101..The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0. 0b110..The external force signal, EXT_FORCE, from outside the PWM module causes updates. 0b111..The external sync signal, EXT_SYNC, from outside the PWM module causes updates.

◆ PWM_CTRL2_FORCE_SEL [3/3]

#define PWM_CTRL2_FORCE_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)

FORCE_SEL - This read/write bit determines the source of the FORCE OUTPUT signal for this submodule. 0b000..The local force signal, CTRL2[FORCE], from this submodule is used to force updates. 0b001..The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0. 0b010..The local reload signal from this submodule is used to force updates without regard to the state of LDOK. 0b011..The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0. 0b100..The local sync signal from this submodule is used to force updates. 0b101..The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0. 0b110..The external force signal, EXT_FORCE, from outside the PWM module causes updates. 0b111..The external sync signal, EXT_SYNC, from outside the PWM module causes updates.

◆ PWM_CTRL2_FRCEN [1/3]

#define PWM_CTRL2_FRCEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)

FRCEN - FRCEN 0b0..Initialization from a FORCE_OUT is disabled. 0b1..Initialization from a FORCE_OUT is enabled.

◆ PWM_CTRL2_FRCEN [2/3]

#define PWM_CTRL2_FRCEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)

FRCEN - FRCEN 0b0..Initialization from a FORCE_OUT is disabled. 0b1..Initialization from a FORCE_OUT is enabled.

◆ PWM_CTRL2_FRCEN [3/3]

#define PWM_CTRL2_FRCEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)

FRCEN - FRCEN 0b0..Initialization from a FORCE_OUT is disabled. 0b1..Initialization from a FORCE_OUT is enabled.

◆ PWM_CTRL2_INDEP [1/3]

#define PWM_CTRL2_INDEP ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)

INDEP - Independent or Complementary Pair Operation 0b0..PWM_A and PWM_B form a complementary PWM pair. 0b1..PWM_A and PWM_B outputs are independent PWMs.

◆ PWM_CTRL2_INDEP [2/3]

#define PWM_CTRL2_INDEP ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)

INDEP - Independent or Complementary Pair Operation 0b0..PWM_A and PWM_B form a complementary PWM pair. 0b1..PWM_A and PWM_B outputs are independent PWMs.

◆ PWM_CTRL2_INDEP [3/3]

#define PWM_CTRL2_INDEP ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)

INDEP - Independent or Complementary Pair Operation 0b0..PWM_A and PWM_B form a complementary PWM pair. 0b1..PWM_A and PWM_B outputs are independent PWMs.

◆ PWM_CTRL2_INIT_SEL [1/3]

#define PWM_CTRL2_INIT_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)

INIT_SEL - Initialization Control Select 0b00..Local sync (PWM_X) causes initialization. 0b01..Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs. 0b10..Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. 0b11..EXT_SYNC causes initialization.

◆ PWM_CTRL2_INIT_SEL [2/3]

#define PWM_CTRL2_INIT_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)

INIT_SEL - Initialization Control Select 0b00..Local sync (PWM_X) causes initialization. 0b01..Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs. 0b10..Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. 0b11..EXT_SYNC causes initialization.

◆ PWM_CTRL2_INIT_SEL [3/3]

#define PWM_CTRL2_INIT_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)

INIT_SEL - Initialization Control Select 0b00..Local sync (PWM_X) causes initialization. 0b01..Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs. 0b10..Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. 0b11..EXT_SYNC causes initialization.

◆ PWM_CTRL2_PWM23_INIT [1/3]

#define PWM_CTRL2_PWM23_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)

PWM23_INIT - PWM23 Initial Value

◆ PWM_CTRL2_PWM23_INIT [2/3]

#define PWM_CTRL2_PWM23_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)

PWM23_INIT - PWM23 Initial Value

◆ PWM_CTRL2_PWM23_INIT [3/3]

#define PWM_CTRL2_PWM23_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)

PWM23_INIT - PWM23 Initial Value

◆ PWM_CTRL2_PWM45_INIT [1/3]

#define PWM_CTRL2_PWM45_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)

PWM45_INIT - PWM45 Initial Value

◆ PWM_CTRL2_PWM45_INIT [2/3]

#define PWM_CTRL2_PWM45_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)

PWM45_INIT - PWM45 Initial Value

◆ PWM_CTRL2_PWM45_INIT [3/3]

#define PWM_CTRL2_PWM45_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)

PWM45_INIT - PWM45 Initial Value

◆ PWM_CTRL2_PWMX_INIT [1/3]

#define PWM_CTRL2_PWMX_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)

PWMX_INIT - PWM_X Initial Value

◆ PWM_CTRL2_PWMX_INIT [2/3]

#define PWM_CTRL2_PWMX_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)

PWMX_INIT - PWM_X Initial Value

◆ PWM_CTRL2_PWMX_INIT [3/3]

#define PWM_CTRL2_PWMX_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)

PWMX_INIT - PWM_X Initial Value

◆ PWM_CTRL2_RELOAD_SEL [1/3]

#define PWM_CTRL2_RELOAD_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)

RELOAD_SEL - Reload Source Select 0b0..The local RELOAD signal is used to reload registers. 0b1..The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0.

◆ PWM_CTRL2_RELOAD_SEL [2/3]

#define PWM_CTRL2_RELOAD_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)

RELOAD_SEL - Reload Source Select 0b0..The local RELOAD signal is used to reload registers. 0b1..The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0.

◆ PWM_CTRL2_RELOAD_SEL [3/3]

#define PWM_CTRL2_RELOAD_SEL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)

RELOAD_SEL - Reload Source Select 0b0..The local RELOAD signal is used to reload registers. 0b1..The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0.

◆ PWM_CTRL2_WAITEN [1/3]

#define PWM_CTRL2_WAITEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)

WAITEN - WAIT Enable

◆ PWM_CTRL2_WAITEN [2/3]

#define PWM_CTRL2_WAITEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)

WAITEN - WAIT Enable

◆ PWM_CTRL2_WAITEN [3/3]

#define PWM_CTRL2_WAITEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)

WAITEN - WAIT Enable

◆ PWM_CTRL_COMPMODE [1/3]

#define PWM_CTRL_COMPMODE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)

COMPMODE - Compare Mode 0b0..The VAL* registers and the PWM counter are compared using an "equal to" method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period. 0b1..The VAL* registers and the PWM counter are compared using an "equal to or greater than" method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value.

◆ PWM_CTRL_COMPMODE [2/3]

#define PWM_CTRL_COMPMODE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)

COMPMODE - Compare Mode 0b0..The VAL* registers and the PWM counter are compared using an "equal to" method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period. 0b1..The VAL* registers and the PWM counter are compared using an "equal to or greater than" method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value.

◆ PWM_CTRL_COMPMODE [3/3]

#define PWM_CTRL_COMPMODE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)

COMPMODE - Compare Mode 0b0..The VAL* registers and the PWM counter are compared using an "equal to" method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period. 0b1..The VAL* registers and the PWM counter are compared using an "equal to or greater than" method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value.

◆ PWM_CTRL_DBLEN [1/3]

#define PWM_CTRL_DBLEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)

DBLEN - Double Switching Enable 0b0..Double switching disabled. 0b1..Double switching enabled.

◆ PWM_CTRL_DBLEN [2/3]

#define PWM_CTRL_DBLEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)

DBLEN - Double Switching Enable 0b0..Double switching disabled. 0b1..Double switching enabled.

◆ PWM_CTRL_DBLEN [3/3]

#define PWM_CTRL_DBLEN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)

DBLEN - Double Switching Enable 0b0..Double switching disabled. 0b1..Double switching enabled.

◆ PWM_CTRL_DBLX [1/3]

#define PWM_CTRL_DBLX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)

DBLX - PWMX Double Switching Enable 0b0..PWMX double pulse disabled. 0b1..PWMX double pulse enabled.

◆ PWM_CTRL_DBLX [2/3]

#define PWM_CTRL_DBLX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)

DBLX - PWMX Double Switching Enable 0b0..PWMX double pulse disabled. 0b1..PWMX double pulse enabled.

◆ PWM_CTRL_DBLX [3/3]

#define PWM_CTRL_DBLX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)

DBLX - PWMX Double Switching Enable 0b0..PWMX double pulse disabled. 0b1..PWMX double pulse enabled.

◆ PWM_CTRL_DT [1/3]

#define PWM_CTRL_DT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)

DT - Deadtime

◆ PWM_CTRL_DT [2/3]

#define PWM_CTRL_DT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)

DT - Deadtime

◆ PWM_CTRL_DT [3/3]

#define PWM_CTRL_DT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)

DT - Deadtime

◆ PWM_CTRL_FULL [1/3]

#define PWM_CTRL_FULL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)

FULL - Full Cycle Reload 0b0..Full-cycle reloads disabled. 0b1..Full-cycle reloads enabled.

◆ PWM_CTRL_FULL [2/3]

#define PWM_CTRL_FULL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)

FULL - Full Cycle Reload 0b0..Full-cycle reloads disabled. 0b1..Full-cycle reloads enabled.

◆ PWM_CTRL_FULL [3/3]

#define PWM_CTRL_FULL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)

FULL - Full Cycle Reload 0b0..Full-cycle reloads disabled. 0b1..Full-cycle reloads enabled.

◆ PWM_CTRL_HALF [1/3]

#define PWM_CTRL_HALF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)

HALF - Half Cycle Reload 0b0..Half-cycle reloads disabled. 0b1..Half-cycle reloads enabled.

◆ PWM_CTRL_HALF [2/3]

#define PWM_CTRL_HALF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)

HALF - Half Cycle Reload 0b0..Half-cycle reloads disabled. 0b1..Half-cycle reloads enabled.

◆ PWM_CTRL_HALF [3/3]

#define PWM_CTRL_HALF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)

HALF - Half Cycle Reload 0b0..Half-cycle reloads disabled. 0b1..Half-cycle reloads enabled.

◆ PWM_CTRL_LDFQ [1/3]

#define PWM_CTRL_LDFQ ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)

LDFQ - Load Frequency 0b0000..Every PWM opportunity 0b0001..Every 2 PWM opportunities 0b0010..Every 3 PWM opportunities 0b0011..Every 4 PWM opportunities 0b0100..Every 5 PWM opportunities 0b0101..Every 6 PWM opportunities 0b0110..Every 7 PWM opportunities 0b0111..Every 8 PWM opportunities 0b1000..Every 9 PWM opportunities 0b1001..Every 10 PWM opportunities 0b1010..Every 11 PWM opportunities 0b1011..Every 12 PWM opportunities 0b1100..Every 13 PWM opportunities 0b1101..Every 14 PWM opportunities 0b1110..Every 15 PWM opportunities 0b1111..Every 16 PWM opportunities

◆ PWM_CTRL_LDFQ [2/3]

#define PWM_CTRL_LDFQ ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)

LDFQ - Load Frequency 0b0000..Every PWM opportunity 0b0001..Every 2 PWM opportunities 0b0010..Every 3 PWM opportunities 0b0011..Every 4 PWM opportunities 0b0100..Every 5 PWM opportunities 0b0101..Every 6 PWM opportunities 0b0110..Every 7 PWM opportunities 0b0111..Every 8 PWM opportunities 0b1000..Every 9 PWM opportunities 0b1001..Every 10 PWM opportunities 0b1010..Every 11 PWM opportunities 0b1011..Every 12 PWM opportunities 0b1100..Every 13 PWM opportunities 0b1101..Every 14 PWM opportunities 0b1110..Every 15 PWM opportunities 0b1111..Every 16 PWM opportunities

◆ PWM_CTRL_LDFQ [3/3]

#define PWM_CTRL_LDFQ ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)

LDFQ - Load Frequency 0b0000..Every PWM opportunity 0b0001..Every 2 PWM opportunities 0b0010..Every 3 PWM opportunities 0b0011..Every 4 PWM opportunities 0b0100..Every 5 PWM opportunities 0b0101..Every 6 PWM opportunities 0b0110..Every 7 PWM opportunities 0b0111..Every 8 PWM opportunities 0b1000..Every 9 PWM opportunities 0b1001..Every 10 PWM opportunities 0b1010..Every 11 PWM opportunities 0b1011..Every 12 PWM opportunities 0b1100..Every 13 PWM opportunities 0b1101..Every 14 PWM opportunities 0b1110..Every 15 PWM opportunities 0b1111..Every 16 PWM opportunities

◆ PWM_CTRL_LDMOD [1/3]

#define PWM_CTRL_LDMOD ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)

LDMOD - Load Mode Select 0b0..Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set. 0b1..Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF].

◆ PWM_CTRL_LDMOD [2/3]

#define PWM_CTRL_LDMOD ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)

LDMOD - Load Mode Select 0b0..Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set. 0b1..Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF].

◆ PWM_CTRL_LDMOD [3/3]

#define PWM_CTRL_LDMOD ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)

LDMOD - Load Mode Select 0b0..Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set. 0b1..Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF].

◆ PWM_CTRL_PRSC [1/3]

#define PWM_CTRL_PRSC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)

PRSC - Prescaler 0b000..PWM clock frequency = fclk 0b001..PWM clock frequency = fclk/2 0b010..PWM clock frequency = fclk/4 0b011..PWM clock frequency = fclk/8 0b100..PWM clock frequency = fclk/16 0b101..PWM clock frequency = fclk/32 0b110..PWM clock frequency = fclk/64 0b111..PWM clock frequency = fclk/128

◆ PWM_CTRL_PRSC [2/3]

#define PWM_CTRL_PRSC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)

PRSC - Prescaler 0b000..Prescaler 1 0b001..Prescaler 2 0b010..Prescaler 4 0b011..Prescaler 8 0b100..Prescaler 16 0b101..Prescaler 32 0b110..Prescaler 64 0b111..Prescaler 128

◆ PWM_CTRL_PRSC [3/3]

#define PWM_CTRL_PRSC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)

PRSC - Prescaler 0b000..Prescaler 1 0b001..Prescaler 2 0b010..Prescaler 4 0b011..Prescaler 8 0b100..Prescaler 16 0b101..Prescaler 32 0b110..Prescaler 64 0b111..Prescaler 128

◆ PWM_CTRL_SPLIT [1/3]

#define PWM_CTRL_SPLIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)

SPLIT - Split the DBLPWM signal to PWMA and PWMB 0b0..DBLPWM is not split. PWMA and PWMB each have double pulses. 0b1..DBLPWM is split to PWMA and PWMB.

◆ PWM_CTRL_SPLIT [2/3]

#define PWM_CTRL_SPLIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)

SPLIT - Split the DBLPWM signal to PWMA and PWMB 0b0..DBLPWM is not split. PWMA and PWMB each have double pulses. 0b1..DBLPWM is split to PWMA and PWMB.

◆ PWM_CTRL_SPLIT [3/3]

#define PWM_CTRL_SPLIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)

SPLIT - Split the DBLPWM signal to PWMA and PWMB 0b0..DBLPWM is not split. PWMA and PWMB each have double pulses. 0b1..DBLPWM is split to PWMA and PWMB.

◆ PWM_CVAL0_CAPTVAL0 [1/3]

#define PWM_CVAL0_CAPTVAL0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)

CAPTVAL0 - CAPTVAL0

◆ PWM_CVAL0_CAPTVAL0 [2/3]

#define PWM_CVAL0_CAPTVAL0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)

CAPTVAL0 - CAPTVAL0

◆ PWM_CVAL0_CAPTVAL0 [3/3]

#define PWM_CVAL0_CAPTVAL0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)

CAPTVAL0 - CAPTVAL0

◆ PWM_CVAL0CYC_CVAL0CYC [1/3]

#define PWM_CVAL0CYC_CVAL0CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)

CVAL0CYC - CVAL0CYC

◆ PWM_CVAL0CYC_CVAL0CYC [2/3]

#define PWM_CVAL0CYC_CVAL0CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)

CVAL0CYC - CVAL0CYC

◆ PWM_CVAL0CYC_CVAL0CYC [3/3]

#define PWM_CVAL0CYC_CVAL0CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)

CVAL0CYC - CVAL0CYC

◆ PWM_CVAL1_CAPTVAL1 [1/3]

#define PWM_CVAL1_CAPTVAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)

CAPTVAL1 - CAPTVAL1

◆ PWM_CVAL1_CAPTVAL1 [2/3]

#define PWM_CVAL1_CAPTVAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)

CAPTVAL1 - CAPTVAL1

◆ PWM_CVAL1_CAPTVAL1 [3/3]

#define PWM_CVAL1_CAPTVAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)

CAPTVAL1 - CAPTVAL1

◆ PWM_CVAL1CYC_CVAL1CYC [1/3]

#define PWM_CVAL1CYC_CVAL1CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)

CVAL1CYC - CVAL1CYC

◆ PWM_CVAL1CYC_CVAL1CYC [2/3]

#define PWM_CVAL1CYC_CVAL1CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)

CVAL1CYC - CVAL1CYC

◆ PWM_CVAL1CYC_CVAL1CYC [3/3]

#define PWM_CVAL1CYC_CVAL1CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)

CVAL1CYC - CVAL1CYC

◆ PWM_CVAL2_CAPTVAL2 [1/3]

#define PWM_CVAL2_CAPTVAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)

CAPTVAL2 - CAPTVAL2

◆ PWM_CVAL2_CAPTVAL2 [2/3]

#define PWM_CVAL2_CAPTVAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)

CAPTVAL2 - CAPTVAL2

◆ PWM_CVAL2_CAPTVAL2 [3/3]

#define PWM_CVAL2_CAPTVAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)

CAPTVAL2 - CAPTVAL2

◆ PWM_CVAL2CYC_CVAL2CYC [1/3]

#define PWM_CVAL2CYC_CVAL2CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)

CVAL2CYC - CVAL2CYC

◆ PWM_CVAL2CYC_CVAL2CYC [2/3]

#define PWM_CVAL2CYC_CVAL2CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)

CVAL2CYC - CVAL2CYC

◆ PWM_CVAL2CYC_CVAL2CYC [3/3]

#define PWM_CVAL2CYC_CVAL2CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)

CVAL2CYC - CVAL2CYC

◆ PWM_CVAL3_CAPTVAL3 [1/3]

#define PWM_CVAL3_CAPTVAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)

CAPTVAL3 - CAPTVAL3

◆ PWM_CVAL3_CAPTVAL3 [2/3]

#define PWM_CVAL3_CAPTVAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)

CAPTVAL3 - CAPTVAL3

◆ PWM_CVAL3_CAPTVAL3 [3/3]

#define PWM_CVAL3_CAPTVAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)

CAPTVAL3 - CAPTVAL3

◆ PWM_CVAL3CYC_CVAL3CYC [1/3]

#define PWM_CVAL3CYC_CVAL3CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)

CVAL3CYC - CVAL3CYC

◆ PWM_CVAL3CYC_CVAL3CYC [2/3]

#define PWM_CVAL3CYC_CVAL3CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)

CVAL3CYC - CVAL3CYC

◆ PWM_CVAL3CYC_CVAL3CYC [3/3]

#define PWM_CVAL3CYC_CVAL3CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)

CVAL3CYC - CVAL3CYC

◆ PWM_CVAL4_CAPTVAL4 [1/3]

#define PWM_CVAL4_CAPTVAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)

CAPTVAL4 - CAPTVAL4

◆ PWM_CVAL4_CAPTVAL4 [2/3]

#define PWM_CVAL4_CAPTVAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)

CAPTVAL4 - CAPTVAL4

◆ PWM_CVAL4_CAPTVAL4 [3/3]

#define PWM_CVAL4_CAPTVAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)

CAPTVAL4 - CAPTVAL4

◆ PWM_CVAL4CYC_CVAL4CYC [1/3]

#define PWM_CVAL4CYC_CVAL4CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)

CVAL4CYC - CVAL4CYC

◆ PWM_CVAL4CYC_CVAL4CYC [2/3]

#define PWM_CVAL4CYC_CVAL4CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)

CVAL4CYC - CVAL4CYC

◆ PWM_CVAL4CYC_CVAL4CYC [3/3]

#define PWM_CVAL4CYC_CVAL4CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)

CVAL4CYC - CVAL4CYC

◆ PWM_CVAL5_CAPTVAL5 [1/3]

#define PWM_CVAL5_CAPTVAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)

CAPTVAL5 - CAPTVAL5

◆ PWM_CVAL5_CAPTVAL5 [2/3]

#define PWM_CVAL5_CAPTVAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)

CAPTVAL5 - CAPTVAL5

◆ PWM_CVAL5_CAPTVAL5 [3/3]

#define PWM_CVAL5_CAPTVAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)

CAPTVAL5 - CAPTVAL5

◆ PWM_CVAL5CYC_CVAL5CYC [1/3]

#define PWM_CVAL5CYC_CVAL5CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)

CVAL5CYC - CVAL5CYC

◆ PWM_CVAL5CYC_CVAL5CYC [2/3]

#define PWM_CVAL5CYC_CVAL5CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)

CVAL5CYC - CVAL5CYC

◆ PWM_CVAL5CYC_CVAL5CYC [3/3]

#define PWM_CVAL5CYC_CVAL5CYC ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)

CVAL5CYC - CVAL5CYC

◆ PWM_DISMAP_DIS0A [1/3]

#define PWM_DISMAP_DIS0A ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)

DIS0A - PWM_A Fault Disable Mask 0

◆ PWM_DISMAP_DIS0A [2/3]

#define PWM_DISMAP_DIS0A ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)

DIS0A - PWM_A Fault Disable Mask 0

◆ PWM_DISMAP_DIS0A [3/3]

#define PWM_DISMAP_DIS0A ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)

DIS0A - PWM_A Fault Disable Mask 0

◆ PWM_DISMAP_DIS0B [1/3]

#define PWM_DISMAP_DIS0B ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)

DIS0B - PWM_B Fault Disable Mask 0

◆ PWM_DISMAP_DIS0B [2/3]

#define PWM_DISMAP_DIS0B ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)

DIS0B - PWM_B Fault Disable Mask 0

◆ PWM_DISMAP_DIS0B [3/3]

#define PWM_DISMAP_DIS0B ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)

DIS0B - PWM_B Fault Disable Mask 0

◆ PWM_DISMAP_DIS0X [1/3]

#define PWM_DISMAP_DIS0X ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)

DIS0X - PWM_X Fault Disable Mask 0

◆ PWM_DISMAP_DIS0X [2/3]

#define PWM_DISMAP_DIS0X ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)

DIS0X - PWM_X Fault Disable Mask 0

◆ PWM_DISMAP_DIS0X [3/3]

#define PWM_DISMAP_DIS0X ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)

DIS0X - PWM_X Fault Disable Mask 0

◆ PWM_DISMAP_DIS1A

#define PWM_DISMAP_DIS1A ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1A_SHIFT)) & PWM_DISMAP_DIS1A_MASK)

DIS1A - PWM_A Fault Disable Mask 1

◆ PWM_DISMAP_DIS1B

#define PWM_DISMAP_DIS1B ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1B_SHIFT)) & PWM_DISMAP_DIS1B_MASK)

DIS1B - PWM_B Fault Disable Mask 1

◆ PWM_DISMAP_DIS1X

#define PWM_DISMAP_DIS1X ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1X_SHIFT)) & PWM_DISMAP_DIS1X_MASK)

DIS1X - PWM_X Fault Disable Mask 1

◆ PWM_DMAEN_CA0DE [1/3]

#define PWM_DMAEN_CA0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)

CA0DE - Capture A0 FIFO DMA Enable

◆ PWM_DMAEN_CA0DE [2/3]

#define PWM_DMAEN_CA0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)

CA0DE - Capture A0 FIFO DMA Enable

◆ PWM_DMAEN_CA0DE [3/3]

#define PWM_DMAEN_CA0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)

CA0DE - Capture A0 FIFO DMA Enable

◆ PWM_DMAEN_CA1DE [1/3]

#define PWM_DMAEN_CA1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)

CA1DE - Capture A1 FIFO DMA Enable

◆ PWM_DMAEN_CA1DE [2/3]

#define PWM_DMAEN_CA1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)

CA1DE - Capture A1 FIFO DMA Enable

◆ PWM_DMAEN_CA1DE [3/3]

#define PWM_DMAEN_CA1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)

CA1DE - Capture A1 FIFO DMA Enable

◆ PWM_DMAEN_CAPTDE [1/3]

#define PWM_DMAEN_CAPTDE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)

CAPTDE - Capture DMA Enable Source Select 0b00..Read DMA requests disabled. 0b01..Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive. 0b10..A local sync (VAL1 matches counter) sets the read DMA request. 0b11..A local reload (STS[RF] being set) sets the read DMA request.

◆ PWM_DMAEN_CAPTDE [2/3]

#define PWM_DMAEN_CAPTDE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)

CAPTDE - Capture DMA Enable Source Select 0b00..Read DMA requests disabled. 0b01..Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive. 0b10..A local sync (VAL1 matches counter) sets the read DMA request. 0b11..A local reload (STS[RF] being set) sets the read DMA request.

◆ PWM_DMAEN_CAPTDE [3/3]

#define PWM_DMAEN_CAPTDE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)

CAPTDE - Capture DMA Enable Source Select 0b00..Read DMA requests disabled. 0b01..Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive. 0b10..A local sync (VAL1 matches counter) sets the read DMA request. 0b11..A local reload (STS[RF] being set) sets the read DMA request.

◆ PWM_DMAEN_CB0DE [1/3]

#define PWM_DMAEN_CB0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)

CB0DE - Capture B0 FIFO DMA Enable

◆ PWM_DMAEN_CB0DE [2/3]

#define PWM_DMAEN_CB0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)

CB0DE - Capture B0 FIFO DMA Enable

◆ PWM_DMAEN_CB0DE [3/3]

#define PWM_DMAEN_CB0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)

CB0DE - Capture B0 FIFO DMA Enable

◆ PWM_DMAEN_CB1DE [1/3]

#define PWM_DMAEN_CB1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)

CB1DE - Capture B1 FIFO DMA Enable

◆ PWM_DMAEN_CB1DE [2/3]

#define PWM_DMAEN_CB1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)

CB1DE - Capture B1 FIFO DMA Enable

◆ PWM_DMAEN_CB1DE [3/3]

#define PWM_DMAEN_CB1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)

CB1DE - Capture B1 FIFO DMA Enable

◆ PWM_DMAEN_CX0DE [1/3]

#define PWM_DMAEN_CX0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)

CX0DE - Capture X0 FIFO DMA Enable

◆ PWM_DMAEN_CX0DE [2/3]

#define PWM_DMAEN_CX0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)

CX0DE - Capture X0 FIFO DMA Enable

◆ PWM_DMAEN_CX0DE [3/3]

#define PWM_DMAEN_CX0DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)

CX0DE - Capture X0 FIFO DMA Enable

◆ PWM_DMAEN_CX1DE [1/3]

#define PWM_DMAEN_CX1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)

CX1DE - Capture X1 FIFO DMA Enable

◆ PWM_DMAEN_CX1DE [2/3]

#define PWM_DMAEN_CX1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)

CX1DE - Capture X1 FIFO DMA Enable

◆ PWM_DMAEN_CX1DE [3/3]

#define PWM_DMAEN_CX1DE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)

CX1DE - Capture X1 FIFO DMA Enable

◆ PWM_DMAEN_FAND [1/3]

#define PWM_DMAEN_FAND ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)

FAND - FIFO Watermark AND Control 0b0..Selected FIFO watermarks are OR'ed together. 0b1..Selected FIFO watermarks are AND'ed together.

◆ PWM_DMAEN_FAND [2/3]

#define PWM_DMAEN_FAND ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)

FAND - FIFO Watermark AND Control 0b0..Selected FIFO watermarks are OR'ed together. 0b1..Selected FIFO watermarks are AND'ed together.

◆ PWM_DMAEN_FAND [3/3]

#define PWM_DMAEN_FAND ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)

FAND - FIFO Watermark AND Control 0b0..Selected FIFO watermarks are OR'ed together. 0b1..Selected FIFO watermarks are AND'ed together.

◆ PWM_DMAEN_VALDE [1/3]

#define PWM_DMAEN_VALDE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)

VALDE - Value Registers DMA Enable 0b0..DMA write requests disabled 0b1..DMA write requests for the VALx and FRACVALx registers enabled

◆ PWM_DMAEN_VALDE [2/3]

#define PWM_DMAEN_VALDE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)

VALDE - Value Registers DMA Enable 0b0..DMA write requests disabled 0b1..Enabled

◆ PWM_DMAEN_VALDE [3/3]

#define PWM_DMAEN_VALDE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)

VALDE - Value Registers DMA Enable 0b0..DMA write requests disabled 0b1..Enabled

◆ PWM_DTCNT0_DTCNT0 [1/3]

#define PWM_DTCNT0_DTCNT0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)

DTCNT0 - DTCNT0

◆ PWM_DTCNT0_DTCNT0 [2/3]

#define PWM_DTCNT0_DTCNT0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)

DTCNT0 - DTCNT0

◆ PWM_DTCNT0_DTCNT0 [3/3]

#define PWM_DTCNT0_DTCNT0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)

DTCNT0 - DTCNT0

◆ PWM_DTCNT1_DTCNT1 [1/3]

#define PWM_DTCNT1_DTCNT1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)

DTCNT1 - DTCNT1

◆ PWM_DTCNT1_DTCNT1 [2/3]

#define PWM_DTCNT1_DTCNT1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)

DTCNT1 - DTCNT1

◆ PWM_DTCNT1_DTCNT1 [3/3]

#define PWM_DTCNT1_DTCNT1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)

DTCNT1 - DTCNT1

◆ PWM_DTSRCSEL_SM0SEL23 [1/3]

#define PWM_DTSRCSEL_SM0SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)

SM0SEL23 - Submodule 0 PWM23 Control Select 0b00..Generated SM0PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM0PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM0OUT23] is used by the deadtime logic. 0b11..PWM0_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM0SEL23 [2/3]

#define PWM_DTSRCSEL_SM0SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)

SM0SEL23 - Submodule 0 PWM23 Control Select 0b00..Generated SM0PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM0PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM0OUT23] is used by the deadtime logic. 0b11..PWM0_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM0SEL23 [3/3]

#define PWM_DTSRCSEL_SM0SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)

SM0SEL23 - Submodule 0 PWM23 Control Select 0b00..Generated SM0PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM0PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM0OUT23] is used by the deadtime logic. 0b11..PWM0_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM0SEL45 [1/3]

#define PWM_DTSRCSEL_SM0SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)

SM0SEL45 - Submodule 0 PWM45 Control Select 0b00..Generated SM0PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM0PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM0OUT45] is used by the deadtime logic. 0b11..PWM0_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM0SEL45 [2/3]

#define PWM_DTSRCSEL_SM0SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)

SM0SEL45 - Submodule 0 PWM45 Control Select 0b00..Generated SM0PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM0PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM0OUT45] is used by the deadtime logic. 0b11..PWM0_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM0SEL45 [3/3]

#define PWM_DTSRCSEL_SM0SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)

SM0SEL45 - Submodule 0 PWM45 Control Select 0b00..Generated SM0PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM0PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM0OUT45] is used by the deadtime logic. 0b11..PWM0_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM1SEL23 [1/3]

#define PWM_DTSRCSEL_SM1SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)

SM1SEL23 - Submodule 1 PWM23 Control Select 0b00..Generated SM1PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM1PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM1OUT23] is used by the deadtime logic. 0b11..PWM1_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM1SEL23 [2/3]

#define PWM_DTSRCSEL_SM1SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)

SM1SEL23 - Submodule 1 PWM23 Control Select 0b00..Generated SM1PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM1PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM1OUT23] is used by the deadtime logic. 0b11..PWM1_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM1SEL23 [3/3]

#define PWM_DTSRCSEL_SM1SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)

SM1SEL23 - Submodule 1 PWM23 Control Select 0b00..Generated SM1PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM1PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM1OUT23] is used by the deadtime logic. 0b11..PWM1_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM1SEL45 [1/3]

#define PWM_DTSRCSEL_SM1SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)

SM1SEL45 - Submodule 1 PWM45 Control Select 0b00..Generated SM1PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM1PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM1OUT45] is used by the deadtime logic. 0b11..PWM1_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM1SEL45 [2/3]

#define PWM_DTSRCSEL_SM1SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)

SM1SEL45 - Submodule 1 PWM45 Control Select 0b00..Generated SM1PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM1PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM1OUT45] is used by the deadtime logic. 0b11..PWM1_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM1SEL45 [3/3]

#define PWM_DTSRCSEL_SM1SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)

SM1SEL45 - Submodule 1 PWM45 Control Select 0b00..Generated SM1PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM1PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM1OUT45] is used by the deadtime logic. 0b11..PWM1_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM2SEL23 [1/3]

#define PWM_DTSRCSEL_SM2SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)

SM2SEL23 - Submodule 2 PWM23 Control Select 0b00..Generated SM2PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM2PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM2OUT23] is used by the deadtime logic. 0b11..PWM2_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM2SEL23 [2/3]

#define PWM_DTSRCSEL_SM2SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)

SM2SEL23 - Submodule 2 PWM23 Control Select 0b00..Generated SM2PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM2PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM2OUT23] is used by the deadtime logic. 0b11..PWM2_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM2SEL23 [3/3]

#define PWM_DTSRCSEL_SM2SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)

SM2SEL23 - Submodule 2 PWM23 Control Select 0b00..Generated SM2PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM2PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM2OUT23] is used by the deadtime logic. 0b11..PWM2_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM2SEL45 [1/3]

#define PWM_DTSRCSEL_SM2SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)

SM2SEL45 - Submodule 2 PWM45 Control Select 0b00..Generated SM2PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM2PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM2OUT45] is used by the deadtime logic. 0b11..PWM2_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM2SEL45 [2/3]

#define PWM_DTSRCSEL_SM2SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)

SM2SEL45 - Submodule 2 PWM45 Control Select 0b00..Generated SM2PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM2PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM2OUT45] is used by the deadtime logic. 0b11..PWM2_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM2SEL45 [3/3]

#define PWM_DTSRCSEL_SM2SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)

SM2SEL45 - Submodule 2 PWM45 Control Select 0b00..Generated SM2PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM2PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM2OUT45] is used by the deadtime logic. 0b11..PWM2_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM3SEL23 [1/3]

#define PWM_DTSRCSEL_SM3SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)

SM3SEL23 - Submodule 3 PWM23 Control Select 0b00..Generated SM3PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM3PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM3OUT23] is used by the deadtime logic. 0b11..PWM3_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM3SEL23 [2/3]

#define PWM_DTSRCSEL_SM3SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)

SM3SEL23 - Submodule 3 PWM23 Control Select 0b00..Generated SM3PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM3PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM3OUT23] is used by the deadtime logic. 0b11..PWM3_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM3SEL23 [3/3]

#define PWM_DTSRCSEL_SM3SEL23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)

SM3SEL23 - Submodule 3 PWM23 Control Select 0b00..Generated SM3PWM23 signal is used by the deadtime logic. 0b01..Inverted generated SM3PWM23 signal is used by the deadtime logic. 0b10..SWCOUT[SM3OUT23] is used by the deadtime logic. 0b11..PWM3_EXTA signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM3SEL45 [1/3]

#define PWM_DTSRCSEL_SM3SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)

SM3SEL45 - Submodule 3 PWM45 Control Select 0b00..Generated SM3PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM3PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM3OUT45] is used by the deadtime logic. 0b11..PWM3_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM3SEL45 [2/3]

#define PWM_DTSRCSEL_SM3SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)

SM3SEL45 - Submodule 3 PWM45 Control Select 0b00..Generated SM3PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM3PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM3OUT45] is used by the deadtime logic. 0b11..PWM3_EXTB signal is used by the deadtime logic.

◆ PWM_DTSRCSEL_SM3SEL45 [3/3]

#define PWM_DTSRCSEL_SM3SEL45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)

SM3SEL45 - Submodule 3 PWM45 Control Select 0b00..Generated SM3PWM45 signal is used by the deadtime logic. 0b01..Inverted generated SM3PWM45 signal is used by the deadtime logic. 0b10..SWCOUT[SM3OUT45] is used by the deadtime logic. 0b11..PWM3_EXTB signal is used by the deadtime logic.

◆ PWM_FCTRL2_NOCOMB [1/3]

#define PWM_FCTRL2_NOCOMB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)

NOCOMB - No Combinational Path From Fault Input To PWM Output 0b0000..There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs. 0b0001..The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs.

◆ PWM_FCTRL2_NOCOMB [2/3]

#define PWM_FCTRL2_NOCOMB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)

NOCOMB - No Combinational Path From Fault Input To PWM Output 0b0000..There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs. 0b0001..The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs.

◆ PWM_FCTRL2_NOCOMB [3/3]

#define PWM_FCTRL2_NOCOMB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)

NOCOMB - No Combinational Path From Fault Input To PWM Output 0b0000..There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs. 0b0001..The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs.

◆ PWM_FCTRL_FAUTO [1/3]

#define PWM_FCTRL_FAUTO ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)

FAUTO - Automatic Fault Clearing 0b0000..Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the states of FSTS[FHALF] and FSTS[FFULL]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared. This is further controlled by FCTRL[FSAFE]. 0b0001..Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFLAGx]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared.

◆ PWM_FCTRL_FAUTO [2/3]

#define PWM_FCTRL_FAUTO ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)

FAUTO - Automatic Fault Clearing 0b0000..Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the states of FSTS[FHALF] and FSTS[FFULL]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared. This is further controlled by FCTRL[FSAFE]. 0b0001..Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFLAGx]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared.

◆ PWM_FCTRL_FAUTO [3/3]

#define PWM_FCTRL_FAUTO ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)

FAUTO - Automatic Fault Clearing 0b0000..Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the states of FSTS[FHALF] and FSTS[FFULL]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared. This is further controlled by FCTRL[FSAFE]. 0b0001..Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFLAGx]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared.

◆ PWM_FCTRL_FIE [1/3]

#define PWM_FCTRL_FIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)

FIE - Fault Interrupt Enables 0b0000..FAULTx CPU interrupt requests disabled. 0b0001..FAULTx CPU interrupt requests enabled.

◆ PWM_FCTRL_FIE [2/3]

#define PWM_FCTRL_FIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)

FIE - Fault Interrupt Enables 0b0000..FAULTx CPU interrupt requests disabled. 0b0001..FAULTx CPU interrupt requests enabled.

◆ PWM_FCTRL_FIE [3/3]

#define PWM_FCTRL_FIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)

FIE - Fault Interrupt Enables 0b0000..FAULTx CPU interrupt requests disabled. 0b0001..FAULTx CPU interrupt requests enabled.

◆ PWM_FCTRL_FLVL [1/3]

#define PWM_FCTRL_FLVL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)

FLVL - Fault Level 0b0000..A logic 0 on the fault input indicates a fault condition. 0b0001..A logic 1 on the fault input indicates a fault condition.

◆ PWM_FCTRL_FLVL [2/3]

#define PWM_FCTRL_FLVL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)

FLVL - Fault Level 0b0000..A logic 0 on the fault input indicates a fault condition. 0b0001..A logic 1 on the fault input indicates a fault condition.

◆ PWM_FCTRL_FLVL [3/3]

#define PWM_FCTRL_FLVL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)

FLVL - Fault Level 0b0000..A logic 0 on the fault input indicates a fault condition. 0b0001..A logic 1 on the fault input indicates a fault condition.

◆ PWM_FCTRL_FSAFE [1/3]

#define PWM_FCTRL_FSAFE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)

FSAFE - Fault Safety Mode 0b0000..Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFPINx]. If neither FHALF nor FFULL is setm then the fault condition cannot be cleared. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn). 0b0001..Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL]. If neither FHLAF nor FFULL is set, then the fault condition cannot be cleared.

◆ PWM_FCTRL_FSAFE [2/3]

#define PWM_FCTRL_FSAFE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)

FSAFE - Fault Safety Mode 0b0000..Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFPINx]. If neither FHALF nor FFULL is set then the fault condition cannot be cleared. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn). 0b0001..Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL]. If neither FHLAF nor FFULL is set, then the fault condition cannot be cleared.

◆ PWM_FCTRL_FSAFE [3/3]

#define PWM_FCTRL_FSAFE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)

FSAFE - Fault Safety Mode 0b0000..Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFPINx]. If neither FHALF nor FFULL is set then the fault condition cannot be cleared. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn). 0b0001..Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL]. If neither FHLAF nor FFULL is set, then the fault condition cannot be cleared.

◆ PWM_FFILT_FILT_CNT [1/3]

#define PWM_FFILT_FILT_CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)

FILT_CNT - Fault Filter Count

◆ PWM_FFILT_FILT_CNT [2/3]

#define PWM_FFILT_FILT_CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)

FILT_CNT - Fault Filter Count

◆ PWM_FFILT_FILT_CNT [3/3]

#define PWM_FFILT_FILT_CNT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)

FILT_CNT - Fault Filter Count

◆ PWM_FFILT_FILT_PER [1/3]

#define PWM_FFILT_FILT_PER ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)

FILT_PER - Fault Filter Period

◆ PWM_FFILT_FILT_PER [2/3]

#define PWM_FFILT_FILT_PER ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)

FILT_PER - Fault Filter Period

◆ PWM_FFILT_FILT_PER [3/3]

#define PWM_FFILT_FILT_PER ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)

FILT_PER - Fault Filter Period

◆ PWM_FFILT_GSTR [1/3]

#define PWM_FFILT_GSTR ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)

GSTR - Fault Glitch Stretch Enable 0b0..Fault input glitch stretching is disabled. 0b1..Input fault signals will be stretched to at least 2 IPBus clock cycles.

◆ PWM_FFILT_GSTR [2/3]

#define PWM_FFILT_GSTR ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)

GSTR - Fault Glitch Stretch Enable 0b0..Fault input glitch stretching is disabled. 0b1..Input fault signals will be stretched to at least 2 IPBus clock cycles.

◆ PWM_FFILT_GSTR [3/3]

#define PWM_FFILT_GSTR ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)

GSTR - Fault Glitch Stretch Enable 0b0..Fault input glitch stretching is disabled. 0b1..Input fault signals will be stretched to at least 2 IPBus clock cycles.

◆ PWM_FRACVAL1_FRACVAL1 [1/3]

#define PWM_FRACVAL1_FRACVAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)

FRACVAL1 - Fractional Value 1 Register

◆ PWM_FRACVAL1_FRACVAL1 [2/3]

#define PWM_FRACVAL1_FRACVAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)

FRACVAL1 - Fractional Value 1 Register

◆ PWM_FRACVAL1_FRACVAL1 [3/3]

#define PWM_FRACVAL1_FRACVAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)

FRACVAL1 - Fractional Value 1 Register

◆ PWM_FRACVAL2_FRACVAL2 [1/3]

#define PWM_FRACVAL2_FRACVAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)

FRACVAL2 - Fractional Value 2

◆ PWM_FRACVAL2_FRACVAL2 [2/3]

#define PWM_FRACVAL2_FRACVAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)

FRACVAL2 - Fractional Value 2

◆ PWM_FRACVAL2_FRACVAL2 [3/3]

#define PWM_FRACVAL2_FRACVAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)

FRACVAL2 - Fractional Value 2

◆ PWM_FRACVAL3_FRACVAL3 [1/3]

#define PWM_FRACVAL3_FRACVAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)

FRACVAL3 - Fractional Value 3

◆ PWM_FRACVAL3_FRACVAL3 [2/3]

#define PWM_FRACVAL3_FRACVAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)

FRACVAL3 - Fractional Value 3

◆ PWM_FRACVAL3_FRACVAL3 [3/3]

#define PWM_FRACVAL3_FRACVAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)

FRACVAL3 - Fractional Value 3

◆ PWM_FRACVAL4_FRACVAL4 [1/3]

#define PWM_FRACVAL4_FRACVAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)

FRACVAL4 - Fractional Value 4

◆ PWM_FRACVAL4_FRACVAL4 [2/3]

#define PWM_FRACVAL4_FRACVAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)

FRACVAL4 - Fractional Value 4

◆ PWM_FRACVAL4_FRACVAL4 [3/3]

#define PWM_FRACVAL4_FRACVAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)

FRACVAL4 - Fractional Value 4

◆ PWM_FRACVAL5_FRACVAL5 [1/3]

#define PWM_FRACVAL5_FRACVAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)

FRACVAL5 - Fractional Value 5

◆ PWM_FRACVAL5_FRACVAL5 [2/3]

#define PWM_FRACVAL5_FRACVAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)

FRACVAL5 - Fractional Value 5

◆ PWM_FRACVAL5_FRACVAL5 [3/3]

#define PWM_FRACVAL5_FRACVAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)

FRACVAL5 - Fractional Value 5

◆ PWM_FRCTRL_FRAC1_EN [1/3]

#define PWM_FRCTRL_FRAC1_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)

FRAC1_EN - Fractional Cycle PWM Period Enable 0b0..Disable fractional cycle length for the PWM period. 0b1..Enable fractional cycle length for the PWM period.

◆ PWM_FRCTRL_FRAC1_EN [2/3]

#define PWM_FRCTRL_FRAC1_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)

FRAC1_EN - Fractional Cycle PWM Period Enable 0b0..Disable fractional cycle length for the PWM period. 0b1..Enable fractional cycle length for the PWM period.

◆ PWM_FRCTRL_FRAC1_EN [3/3]

#define PWM_FRCTRL_FRAC1_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)

FRAC1_EN - Fractional Cycle PWM Period Enable 0b0..Disable fractional cycle length for the PWM period. 0b1..Enable fractional cycle length for the PWM period.

◆ PWM_FRCTRL_FRAC23_EN [1/3]

#define PWM_FRCTRL_FRAC23_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)

FRAC23_EN - Fractional Cycle Placement Enable for PWM_A 0b0..Disable fractional cycle placement for PWM_A. 0b1..Enable fractional cycle placement for PWM_A.

◆ PWM_FRCTRL_FRAC23_EN [2/3]

#define PWM_FRCTRL_FRAC23_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)

FRAC23_EN - Fractional Cycle Placement Enable for PWM_A 0b0..Disable fractional cycle placement for PWM_A. 0b1..Enable fractional cycle placement for PWM_A.

◆ PWM_FRCTRL_FRAC23_EN [3/3]

#define PWM_FRCTRL_FRAC23_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)

FRAC23_EN - Fractional Cycle Placement Enable for PWM_A 0b0..Disable fractional cycle placement for PWM_A. 0b1..Enable fractional cycle placement for PWM_A.

◆ PWM_FRCTRL_FRAC45_EN [1/3]

#define PWM_FRCTRL_FRAC45_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)

FRAC45_EN - Fractional Cycle Placement Enable for PWM_B 0b0..Disable fractional cycle placement for PWM_B. 0b1..Enable fractional cycle placement for PWM_B.

◆ PWM_FRCTRL_FRAC45_EN [2/3]

#define PWM_FRCTRL_FRAC45_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)

FRAC45_EN - Fractional Cycle Placement Enable for PWM_B 0b0..Disable fractional cycle placement for PWM_B. 0b1..Enable fractional cycle placement for PWM_B.

◆ PWM_FRCTRL_FRAC45_EN [3/3]

#define PWM_FRCTRL_FRAC45_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)

FRAC45_EN - Fractional Cycle Placement Enable for PWM_B 0b0..Disable fractional cycle placement for PWM_B. 0b1..Enable fractional cycle placement for PWM_B.

◆ PWM_FRCTRL_FRAC_PU

#define PWM_FRCTRL_FRAC_PU ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC_PU_SHIFT)) & PWM_FRCTRL_FRAC_PU_MASK)

FRAC_PU - Fractional Delay Circuit Power Up 0b0..Turn off fractional delay logic. 0b1..Power up fractional delay logic.

◆ PWM_FRCTRL_TEST [1/3]

#define PWM_FRCTRL_TEST ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)

TEST - Test Status Bit

◆ PWM_FRCTRL_TEST [2/3]

#define PWM_FRCTRL_TEST ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)

TEST - Test Status Bit

◆ PWM_FRCTRL_TEST [3/3]

#define PWM_FRCTRL_TEST ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)

TEST - Test Status Bit

◆ PWM_FSTS_FFLAG [1/3]

#define PWM_FSTS_FFLAG ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)

FFLAG - Fault Flags 0b0000..No fault on the FAULTx pin. 0b0001..Fault on the FAULTx pin.

◆ PWM_FSTS_FFLAG [2/3]

#define PWM_FSTS_FFLAG ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)

FFLAG - Fault Flags 0b0000..No fault on the FAULTx pin. 0b0001..Fault on the FAULTx pin.

◆ PWM_FSTS_FFLAG [3/3]

#define PWM_FSTS_FFLAG ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)

FFLAG - Fault Flags 0b0000..No fault on the FAULTx pin. 0b0001..Fault on the FAULTx pin.

◆ PWM_FSTS_FFPIN [1/3]

#define PWM_FSTS_FFPIN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)

FFPIN - Filtered Fault Pins

◆ PWM_FSTS_FFPIN [2/3]

#define PWM_FSTS_FFPIN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)

FFPIN - Filtered Fault Pins

◆ PWM_FSTS_FFPIN [3/3]

#define PWM_FSTS_FFPIN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)

FFPIN - Filtered Fault Pins

◆ PWM_FSTS_FFULL [1/3]

#define PWM_FSTS_FFULL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)

FFULL - Full Cycle 0b0000..PWM outputs are not re-enabled at the start of a full cycle 0b0001..PWM outputs are re-enabled at the start of a full cycle

◆ PWM_FSTS_FFULL [2/3]

#define PWM_FSTS_FFULL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)

FFULL - Full Cycle 0b0000..PWM outputs are not re-enabled at the start of a full cycle 0b0001..PWM outputs are re-enabled at the start of a full cycle

◆ PWM_FSTS_FFULL [3/3]

#define PWM_FSTS_FFULL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)

FFULL - Full Cycle 0b0000..PWM outputs are not re-enabled at the start of a full cycle 0b0001..PWM outputs are re-enabled at the start of a full cycle

◆ PWM_FSTS_FHALF [1/3]

#define PWM_FSTS_FHALF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)

FHALF - Half Cycle Fault Recovery 0b0000..PWM outputs are not re-enabled at the start of a half cycle. 0b0001..PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0).

◆ PWM_FSTS_FHALF [2/3]

#define PWM_FSTS_FHALF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)

FHALF - Half Cycle Fault Recovery 0b0000..PWM outputs are not re-enabled at the start of a half cycle. 0b0001..PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0).

◆ PWM_FSTS_FHALF [3/3]

#define PWM_FSTS_FHALF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)

FHALF - Half Cycle Fault Recovery 0b0000..PWM outputs are not re-enabled at the start of a half cycle. 0b0001..PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0).

◆ PWM_FTST_FTEST [1/3]

#define PWM_FTST_FTEST ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)

FTEST - Fault Test 0b0..No fault 0b1..Cause a simulated fault

◆ PWM_FTST_FTEST [2/3]

#define PWM_FTST_FTEST ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)

FTEST - Fault Test 0b0..No fault 0b1..Cause a simulated fault

◆ PWM_FTST_FTEST [3/3]

#define PWM_FTST_FTEST ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)

FTEST - Fault Test 0b0..No fault 0b1..Cause a simulated fault

◆ PWM_INIT_INIT [1/3]

#define PWM_INIT_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)

INIT - Initial Count Register Bits

◆ PWM_INIT_INIT [2/3]

#define PWM_INIT_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)

INIT - Initial Count Register Bits

◆ PWM_INIT_INIT [3/3]

#define PWM_INIT_INIT ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)

INIT - Initial Count Register Bits

◆ PWM_INTEN_CA0IE [1/3]

#define PWM_INTEN_CA0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)

CA0IE - Capture A 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA0]. 0b1..Interrupt request enabled for STS[CFA0].

◆ PWM_INTEN_CA0IE [2/3]

#define PWM_INTEN_CA0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)

CA0IE - Capture A 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA0]. 0b1..Interrupt request enabled for STS[CFA0].

◆ PWM_INTEN_CA0IE [3/3]

#define PWM_INTEN_CA0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)

CA0IE - Capture A 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA0]. 0b1..Interrupt request enabled for STS[CFA0].

◆ PWM_INTEN_CA1IE [1/3]

#define PWM_INTEN_CA1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)

CA1IE - Capture A 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA1]. 0b1..Interrupt request enabled for STS[CFA1].

◆ PWM_INTEN_CA1IE [2/3]

#define PWM_INTEN_CA1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)

CA1IE - Capture A 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA1]. 0b1..Interrupt request enabled for STS[CFA1].

◆ PWM_INTEN_CA1IE [3/3]

#define PWM_INTEN_CA1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)

CA1IE - Capture A 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFA1]. 0b1..Interrupt request enabled for STS[CFA1].

◆ PWM_INTEN_CB0IE [1/3]

#define PWM_INTEN_CB0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)

CB0IE - Capture B 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB0]. 0b1..Interrupt request enabled for STS[CFB0].

◆ PWM_INTEN_CB0IE [2/3]

#define PWM_INTEN_CB0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)

CB0IE - Capture B 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB0]. 0b1..Interrupt request enabled for STS[CFB0].

◆ PWM_INTEN_CB0IE [3/3]

#define PWM_INTEN_CB0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)

CB0IE - Capture B 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB0]. 0b1..Interrupt request enabled for STS[CFB0].

◆ PWM_INTEN_CB1IE [1/3]

#define PWM_INTEN_CB1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)

CB1IE - Capture B 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB1]. 0b1..Interrupt request enabled for STS[CFB1].

◆ PWM_INTEN_CB1IE [2/3]

#define PWM_INTEN_CB1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)

CB1IE - Capture B 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB1]. 0b1..Interrupt request enabled for STS[CFB1].

◆ PWM_INTEN_CB1IE [3/3]

#define PWM_INTEN_CB1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)

CB1IE - Capture B 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFB1]. 0b1..Interrupt request enabled for STS[CFB1].

◆ PWM_INTEN_CMPIE [1/3]

#define PWM_INTEN_CMPIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)

CMPIE - Compare Interrupt Enables 0b000000..The corresponding STS[CMPF] bit will not cause an interrupt request. 0b000001..The corresponding STS[CMPF] bit will cause an interrupt request.

◆ PWM_INTEN_CMPIE [2/3]

#define PWM_INTEN_CMPIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)

CMPIE - Compare Interrupt Enables 0b000000..The corresponding STS[CMPF] bit will not cause an interrupt request. 0b000001..The corresponding STS[CMPF] bit will cause an interrupt request.

◆ PWM_INTEN_CMPIE [3/3]

#define PWM_INTEN_CMPIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)

CMPIE - Compare Interrupt Enables 0b000000..The corresponding STS[CMPF] bit will not cause an interrupt request. 0b000001..The corresponding STS[CMPF] bit will cause an interrupt request.

◆ PWM_INTEN_CX0IE [1/3]

#define PWM_INTEN_CX0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)

CX0IE - Capture X 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX0]. 0b1..Interrupt request enabled for STS[CFX0].

◆ PWM_INTEN_CX0IE [2/3]

#define PWM_INTEN_CX0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)

CX0IE - Capture X 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX0]. 0b1..Interrupt request enabled for STS[CFX0].

◆ PWM_INTEN_CX0IE [3/3]

#define PWM_INTEN_CX0IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)

CX0IE - Capture X 0 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX0]. 0b1..Interrupt request enabled for STS[CFX0].

◆ PWM_INTEN_CX1IE [1/3]

#define PWM_INTEN_CX1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)

CX1IE - Capture X 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX1]. 0b1..Interrupt request enabled for STS[CFX1].

◆ PWM_INTEN_CX1IE [2/3]

#define PWM_INTEN_CX1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)

CX1IE - Capture X 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX1]. 0b1..Interrupt request enabled for STS[CFX1].

◆ PWM_INTEN_CX1IE [3/3]

#define PWM_INTEN_CX1IE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)

CX1IE - Capture X 1 Interrupt Enable 0b0..Interrupt request disabled for STS[CFX1]. 0b1..Interrupt request enabled for STS[CFX1].

◆ PWM_INTEN_REIE [1/3]

#define PWM_INTEN_REIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)

REIE - Reload Error Interrupt Enable 0b0..STS[REF] CPU interrupt requests disabled 0b1..STS[REF] CPU interrupt requests enabled

◆ PWM_INTEN_REIE [2/3]

#define PWM_INTEN_REIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)

REIE - Reload Error Interrupt Enable 0b0..STS[REF] CPU interrupt requests disabled 0b1..STS[REF] CPU interrupt requests enabled

◆ PWM_INTEN_REIE [3/3]

#define PWM_INTEN_REIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)

REIE - Reload Error Interrupt Enable 0b0..STS[REF] CPU interrupt requests disabled 0b1..STS[REF] CPU interrupt requests enabled

◆ PWM_INTEN_RIE [1/3]

#define PWM_INTEN_RIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)

RIE - Reload Interrupt Enable 0b0..STS[RF] CPU interrupt requests disabled 0b1..STS[RF] CPU interrupt requests enabled

◆ PWM_INTEN_RIE [2/3]

#define PWM_INTEN_RIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)

RIE - Reload Interrupt Enable 0b0..STS[RF] CPU interrupt requests disabled 0b1..STS[RF] CPU interrupt requests enabled

◆ PWM_INTEN_RIE [3/3]

#define PWM_INTEN_RIE ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)

RIE - Reload Interrupt Enable 0b0..STS[RF] CPU interrupt requests disabled 0b1..STS[RF] CPU interrupt requests enabled

◆ PWM_MASK_MASKA [1/3]

#define PWM_MASK_MASKA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)

MASKA - PWM_A Masks 0b0000..PWM_A output normal. 0b0001..PWM_A output masked.

◆ PWM_MASK_MASKA [2/3]

#define PWM_MASK_MASKA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)

MASKA - PWM_A Masks 0b0000..PWM_A output normal. 0b0001..PWM_A output masked.

◆ PWM_MASK_MASKA [3/3]

#define PWM_MASK_MASKA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)

MASKA - PWM_A Masks 0b0000..PWM_A output normal. 0b0001..PWM_A output masked.

◆ PWM_MASK_MASKB [1/3]

#define PWM_MASK_MASKB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)

MASKB - PWM_B Masks 0b0000..PWM_B output normal. 0b0001..PWM_B output masked.

◆ PWM_MASK_MASKB [2/3]

#define PWM_MASK_MASKB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)

MASKB - PWM_B Masks 0b0000..PWM_B output normal. 0b0001..PWM_B output masked.

◆ PWM_MASK_MASKB [3/3]

#define PWM_MASK_MASKB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)

MASKB - PWM_B Masks 0b0000..PWM_B output normal. 0b0001..PWM_B output masked.

◆ PWM_MASK_MASKX [1/3]

#define PWM_MASK_MASKX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)

MASKX - PWM_X Masks 0b0000..PWM_X output normal. 0b0001..PWM_X output masked.

◆ PWM_MASK_MASKX [2/3]

#define PWM_MASK_MASKX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)

MASKX - PWM_X Masks 0b0000..PWM_X output normal. 0b0001..PWM_X output masked.

◆ PWM_MASK_MASKX [3/3]

#define PWM_MASK_MASKX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)

MASKX - PWM_X Masks 0b0000..PWM_X output normal. 0b0001..PWM_X output masked.

◆ PWM_MCTRL2_MONPLL [1/3]

#define PWM_MCTRL2_MONPLL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)

MONPLL - Monitor PLL State 0b00..Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. 0b01..Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. 0b10..Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset. 0b11..Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset.

◆ PWM_MCTRL2_MONPLL [2/3]

#define PWM_MCTRL2_MONPLL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)

MONPLL - Monitor PLL State 0b00..Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. 0b01..Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. 0b10..Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset. 0b11..Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset.

◆ PWM_MCTRL2_MONPLL [3/3]

#define PWM_MCTRL2_MONPLL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)

MONPLL - Monitor PLL State 0b00..Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. 0b01..Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. 0b10..Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset. 0b11..Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset.

◆ PWM_MCTRL_CLDOK [1/3]

#define PWM_MCTRL_CLDOK ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)

CLDOK - Clear Load Okay

◆ PWM_MCTRL_CLDOK [2/3]

#define PWM_MCTRL_CLDOK ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)

CLDOK - Clear Load Okay

◆ PWM_MCTRL_CLDOK [3/3]

#define PWM_MCTRL_CLDOK ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)

CLDOK - Clear Load Okay

◆ PWM_MCTRL_IPOL [1/3]

#define PWM_MCTRL_IPOL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)

IPOL - Current Polarity 0b0000..PWM23 is used to generate complementary PWM pair in the corresponding submodule. 0b0001..PWM45 is used to generate complementary PWM pair in the corresponding submodule.

◆ PWM_MCTRL_IPOL [2/3]

#define PWM_MCTRL_IPOL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)

IPOL - Current Polarity 0b0000..PWM23 is used to generate complementary PWM pair in the corresponding submodule. 0b0001..PWM45 is used to generate complementary PWM pair in the corresponding submodule.

◆ PWM_MCTRL_IPOL [3/3]

#define PWM_MCTRL_IPOL ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)

IPOL - Current Polarity 0b0000..PWM23 is used to generate complementary PWM pair in the corresponding submodule. 0b0001..PWM45 is used to generate complementary PWM pair in the corresponding submodule.

◆ PWM_MCTRL_LDOK [1/3]

#define PWM_MCTRL_LDOK ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)

LDOK - Load Okay 0b0000..Do not load new values. 0b0001..Load prescaler, modulus, and PWM values of the corresponding submodule.

◆ PWM_MCTRL_LDOK [2/3]

#define PWM_MCTRL_LDOK ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)

LDOK - Load Okay 0b0000..Do not load new values. 0b0001..Load prescaler, modulus, and PWM values of the corresponding submodule.

◆ PWM_MCTRL_LDOK [3/3]

#define PWM_MCTRL_LDOK ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)

LDOK - Load Okay 0b0000..Do not load new values. 0b0001..Load prescaler, modulus, and PWM values of the corresponding submodule.

◆ PWM_MCTRL_RUN [1/3]

#define PWM_MCTRL_RUN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)

RUN - Run 0b0000..PWM generator is disabled in the corresponding submodule. 0b0001..PWM generator is enabled in the corresponding submodule.

◆ PWM_MCTRL_RUN [2/3]

#define PWM_MCTRL_RUN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)

RUN - Run 0b0000..PWM counter is stopped, but PWM outputs will hold the current state. 0b0001..PWM counter is started in the corresponding submodule.

◆ PWM_MCTRL_RUN [3/3]

#define PWM_MCTRL_RUN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)

RUN - Run 0b0000..PWM counter is stopped, but PWM outputs will hold the current state. 0b0001..PWM counter is started in the corresponding submodule.

◆ PWM_OCTRL_POLA [1/3]

#define PWM_OCTRL_POLA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)

POLA - PWM_A Output Polarity 0b0..PWM_A output not inverted. A high level on the PWM_A pin represents the "on" or "active" state. 0b1..PWM_A output inverted. A low level on the PWM_A pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLA [2/3]

#define PWM_OCTRL_POLA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)

POLA - PWM_A Output Polarity 0b0..PWM_A output not inverted. A high level on the PWM_A pin represents the "on" or "active" state. 0b1..PWM_A output inverted. A low level on the PWM_A pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLA [3/3]

#define PWM_OCTRL_POLA ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)

POLA - PWM_A Output Polarity 0b0..PWM_A output not inverted. A high level on the PWM_A pin represents the "on" or "active" state. 0b1..PWM_A output inverted. A low level on the PWM_A pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLB [1/3]

#define PWM_OCTRL_POLB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)

POLB - PWM_B Output Polarity 0b0..PWM_B output not inverted. A high level on the PWM_B pin represents the "on" or "active" state. 0b1..PWM_B output inverted. A low level on the PWM_B pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLB [2/3]

#define PWM_OCTRL_POLB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)

POLB - PWM_B Output Polarity 0b0..PWM_B output not inverted. A high level on the PWM_B pin represents the "on" or "active" state. 0b1..PWM_B output inverted. A low level on the PWM_B pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLB [3/3]

#define PWM_OCTRL_POLB ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)

POLB - PWM_B Output Polarity 0b0..PWM_B output not inverted. A high level on the PWM_B pin represents the "on" or "active" state. 0b1..PWM_B output inverted. A low level on the PWM_B pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLX [1/3]

#define PWM_OCTRL_POLX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)

POLX - PWM_X Output Polarity 0b0..PWM_X output not inverted. A high level on the PWM_X pin represents the "on" or "active" state. 0b1..PWM_X output inverted. A low level on the PWM_X pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLX [2/3]

#define PWM_OCTRL_POLX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)

POLX - PWM_X Output Polarity 0b0..PWM_X output not inverted. A high level on the PWM_X pin represents the "on" or "active" state. 0b1..PWM_X output inverted. A low level on the PWM_X pin represents the "on" or "active" state.

◆ PWM_OCTRL_POLX [3/3]

#define PWM_OCTRL_POLX ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)

POLX - PWM_X Output Polarity 0b0..PWM_X output not inverted. A high level on the PWM_X pin represents the "on" or "active" state. 0b1..PWM_X output inverted. A low level on the PWM_X pin represents the "on" or "active" state.

◆ PWM_OCTRL_PWMA_IN [1/3]

#define PWM_OCTRL_PWMA_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)

PWMA_IN - PWM_A Input

◆ PWM_OCTRL_PWMA_IN [2/3]

#define PWM_OCTRL_PWMA_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)

PWMA_IN - PWM_A Input

◆ PWM_OCTRL_PWMA_IN [3/3]

#define PWM_OCTRL_PWMA_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)

PWMA_IN - PWM_A Input

◆ PWM_OCTRL_PWMAFS [1/3]

#define PWM_OCTRL_PWMAFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)

PWMAFS - PWM_A Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10..Output is tristated. 0b11..Output is tristated.

◆ PWM_OCTRL_PWMAFS [2/3]

#define PWM_OCTRL_PWMAFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)

PWMAFS - PWM_A Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10, 0b11..Output is tristated.

◆ PWM_OCTRL_PWMAFS [3/3]

#define PWM_OCTRL_PWMAFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)

PWMAFS - PWM_A Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10, 0b11..Output is tristated.

◆ PWM_OCTRL_PWMB_IN [1/3]

#define PWM_OCTRL_PWMB_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)

PWMB_IN - PWM_B Input

◆ PWM_OCTRL_PWMB_IN [2/3]

#define PWM_OCTRL_PWMB_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)

PWMB_IN - PWM_B Input

◆ PWM_OCTRL_PWMB_IN [3/3]

#define PWM_OCTRL_PWMB_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)

PWMB_IN - PWM_B Input

◆ PWM_OCTRL_PWMBFS [1/3]

#define PWM_OCTRL_PWMBFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)

PWMBFS - PWM_B Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10..Output is tristated. 0b11..Output is tristated.

◆ PWM_OCTRL_PWMBFS [2/3]

#define PWM_OCTRL_PWMBFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)

PWMBFS - PWM_B Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10, 0b11..Output is tristated.

◆ PWM_OCTRL_PWMBFS [3/3]

#define PWM_OCTRL_PWMBFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)

PWMBFS - PWM_B Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10, 0b11..Output is tristated.

◆ PWM_OCTRL_PWMX_IN [1/3]

#define PWM_OCTRL_PWMX_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)

PWMX_IN - PWM_X Input

◆ PWM_OCTRL_PWMX_IN [2/3]

#define PWM_OCTRL_PWMX_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)

PWMX_IN - PWM_X Input

◆ PWM_OCTRL_PWMX_IN [3/3]

#define PWM_OCTRL_PWMX_IN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)

PWMX_IN - PWM_X Input

◆ PWM_OCTRL_PWMXFS [1/3]

#define PWM_OCTRL_PWMXFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)

PWMXFS - PWM_X Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10..Output is tristated. 0b11..Output is tristated.

◆ PWM_OCTRL_PWMXFS [2/3]

#define PWM_OCTRL_PWMXFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)

PWMXFS - PWM_X Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10, 0b11..Output is tristated.

◆ PWM_OCTRL_PWMXFS [3/3]

#define PWM_OCTRL_PWMXFS ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)

PWMXFS - PWM_X Fault State 0b00..Output is forced to logic 0 state prior to consideration of output polarity control. 0b01..Output is forced to logic 1 state prior to consideration of output polarity control. 0b10, 0b11..Output is tristated.

◆ PWM_OUTEN_PWMA_EN [1/3]

#define PWM_OUTEN_PWMA_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)

PWMA_EN - PWM_A Output Enables 0b0000..PWM_A output disabled. 0b0001..PWM_A output enabled.

◆ PWM_OUTEN_PWMA_EN [2/3]

#define PWM_OUTEN_PWMA_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)

PWMA_EN - PWM_A Output Enables 0b0000..PWM_A output disabled. 0b0001..PWM_A output enabled.

◆ PWM_OUTEN_PWMA_EN [3/3]

#define PWM_OUTEN_PWMA_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)

PWMA_EN - PWM_A Output Enables 0b0000..PWM_A output disabled. 0b0001..PWM_A output enabled.

◆ PWM_OUTEN_PWMB_EN [1/3]

#define PWM_OUTEN_PWMB_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)

PWMB_EN - PWM_B Output Enables 0b0000..PWM_B output disabled. 0b0001..PWM_B output enabled.

◆ PWM_OUTEN_PWMB_EN [2/3]

#define PWM_OUTEN_PWMB_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)

PWMB_EN - PWM_B Output Enables 0b0000..PWM_B output disabled. 0b0001..PWM_B output enabled.

◆ PWM_OUTEN_PWMB_EN [3/3]

#define PWM_OUTEN_PWMB_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)

PWMB_EN - PWM_B Output Enables 0b0000..PWM_B output disabled. 0b0001..PWM_B output enabled.

◆ PWM_OUTEN_PWMX_EN [1/3]

#define PWM_OUTEN_PWMX_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)

PWMX_EN - PWM_X Output Enables 0b0000..PWM_X output disabled. 0b0001..PWM_X output enabled.

◆ PWM_OUTEN_PWMX_EN [2/3]

#define PWM_OUTEN_PWMX_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)

PWMX_EN - PWM_X Output Enables 0b0000..PWM_X output disabled. 0b0001..PWM_X output enabled.

◆ PWM_OUTEN_PWMX_EN [3/3]

#define PWM_OUTEN_PWMX_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)

PWMX_EN - PWM_X Output Enables 0b0000..PWM_X output disabled. 0b0001..PWM_X output enabled.

◆ PWM_STS_CFA0 [1/3]

#define PWM_STS_CFA0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)

CFA0 - Capture Flag A0

◆ PWM_STS_CFA0 [2/3]

#define PWM_STS_CFA0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)

CFA0 - Capture Flag A0

◆ PWM_STS_CFA0 [3/3]

#define PWM_STS_CFA0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)

CFA0 - Capture Flag A0

◆ PWM_STS_CFA1 [1/3]

#define PWM_STS_CFA1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)

CFA1 - Capture Flag A1

◆ PWM_STS_CFA1 [2/3]

#define PWM_STS_CFA1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)

CFA1 - Capture Flag A1

◆ PWM_STS_CFA1 [3/3]

#define PWM_STS_CFA1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)

CFA1 - Capture Flag A1

◆ PWM_STS_CFB0 [1/3]

#define PWM_STS_CFB0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)

CFB0 - Capture Flag B0

◆ PWM_STS_CFB0 [2/3]

#define PWM_STS_CFB0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)

CFB0 - Capture Flag B0

◆ PWM_STS_CFB0 [3/3]

#define PWM_STS_CFB0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)

CFB0 - Capture Flag B0

◆ PWM_STS_CFB1 [1/3]

#define PWM_STS_CFB1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)

CFB1 - Capture Flag B1

◆ PWM_STS_CFB1 [2/3]

#define PWM_STS_CFB1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)

CFB1 - Capture Flag B1

◆ PWM_STS_CFB1 [3/3]

#define PWM_STS_CFB1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)

CFB1 - Capture Flag B1

◆ PWM_STS_CFX0 [1/3]

#define PWM_STS_CFX0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)

CFX0 - Capture Flag X0

◆ PWM_STS_CFX0 [2/3]

#define PWM_STS_CFX0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)

CFX0 - Capture Flag X0

◆ PWM_STS_CFX0 [3/3]

#define PWM_STS_CFX0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)

CFX0 - Capture Flag X0

◆ PWM_STS_CFX1 [1/3]

#define PWM_STS_CFX1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)

CFX1 - Capture Flag X1

◆ PWM_STS_CFX1 [2/3]

#define PWM_STS_CFX1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)

CFX1 - Capture Flag X1

◆ PWM_STS_CFX1 [3/3]

#define PWM_STS_CFX1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)

CFX1 - Capture Flag X1

◆ PWM_STS_CMPF [1/3]

#define PWM_STS_CMPF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)

CMPF - Compare Flags 0b000000..No compare event has occurred for a particular VALx value. 0b000001..A compare event has occurred for a particular VALx value.

◆ PWM_STS_CMPF [2/3]

#define PWM_STS_CMPF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)

CMPF - Compare Flags 0b000000..No compare event has occurred for a particular VALx value. 0b000001..A compare event has occurred for a particular VALx value.

◆ PWM_STS_CMPF [3/3]

#define PWM_STS_CMPF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)

CMPF - Compare Flags 0b000000..No compare event has occurred for a particular VALx value. 0b000001..A compare event has occurred for a particular VALx value.

◆ PWM_STS_REF [1/3]

#define PWM_STS_REF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)

REF - Reload Error Flag 0b0..No reload error occurred. 0b1..Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.

◆ PWM_STS_REF [2/3]

#define PWM_STS_REF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)

REF - Reload Error Flag 0b0..No reload error occurred. 0b1..Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.

◆ PWM_STS_REF [3/3]

#define PWM_STS_REF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)

REF - Reload Error Flag 0b0..No reload error occurred. 0b1..Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.

◆ PWM_STS_RF [1/3]

#define PWM_STS_RF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)

RF - Reload Flag 0b0..No new reload cycle since last STS[RF] clearing 0b1..New reload cycle since last STS[RF] clearing

◆ PWM_STS_RF [2/3]

#define PWM_STS_RF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)

RF - Reload Flag 0b0..No new reload cycle since last STS[RF] clearing 0b1..New reload cycle since last STS[RF] clearing

◆ PWM_STS_RF [3/3]

#define PWM_STS_RF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)

RF - Reload Flag 0b0..No new reload cycle since last STS[RF] clearing 0b1..New reload cycle since last STS[RF] clearing

◆ PWM_STS_RUF [1/3]

#define PWM_STS_RUF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)

RUF - Registers Updated Flag 0b0..No register update has occurred since last reload. 0b1..At least one of the double buffered registers has been updated since the last reload.

◆ PWM_STS_RUF [2/3]

#define PWM_STS_RUF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)

RUF - Registers Updated Flag 0b0..No register update has occurred since last reload. 0b1..At least one of the double buffered registers has been updated since the last reload.

◆ PWM_STS_RUF [3/3]

#define PWM_STS_RUF ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)

RUF - Registers Updated Flag 0b0..No register update has occurred since last reload. 0b1..At least one of the double buffered registers has been updated since the last reload.

◆ PWM_SWCOUT_SM0OUT23 [1/3]

#define PWM_SWCOUT_SM0OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)

SM0OUT23 - Submodule 0 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.

◆ PWM_SWCOUT_SM0OUT23 [2/3]

#define PWM_SWCOUT_SM0OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)

SM0OUT23 - Submodule 0 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.

◆ PWM_SWCOUT_SM0OUT23 [3/3]

#define PWM_SWCOUT_SM0OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)

SM0OUT23 - Submodule 0 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.

◆ PWM_SWCOUT_SM0OUT45 [1/3]

#define PWM_SWCOUT_SM0OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)

SM0OUT45 - Submodule 0 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.

◆ PWM_SWCOUT_SM0OUT45 [2/3]

#define PWM_SWCOUT_SM0OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)

SM0OUT45 - Submodule 0 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.

◆ PWM_SWCOUT_SM0OUT45 [3/3]

#define PWM_SWCOUT_SM0OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)

SM0OUT45 - Submodule 0 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.

◆ PWM_SWCOUT_SM1OUT23 [1/3]

#define PWM_SWCOUT_SM1OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)

SM1OUT23 - Submodule 1 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.

◆ PWM_SWCOUT_SM1OUT23 [2/3]

#define PWM_SWCOUT_SM1OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)

SM1OUT23 - Submodule 1 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.

◆ PWM_SWCOUT_SM1OUT23 [3/3]

#define PWM_SWCOUT_SM1OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)

SM1OUT23 - Submodule 1 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.

◆ PWM_SWCOUT_SM1OUT45 [1/3]

#define PWM_SWCOUT_SM1OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)

SM1OUT45 - Submodule 1 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.

◆ PWM_SWCOUT_SM1OUT45 [2/3]

#define PWM_SWCOUT_SM1OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)

SM1OUT45 - Submodule 1 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.

◆ PWM_SWCOUT_SM1OUT45 [3/3]

#define PWM_SWCOUT_SM1OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)

SM1OUT45 - Submodule 1 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.

◆ PWM_SWCOUT_SM2OUT23 [1/3]

#define PWM_SWCOUT_SM2OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)

SM2OUT23 - Submodule 2 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.

◆ PWM_SWCOUT_SM2OUT23 [2/3]

#define PWM_SWCOUT_SM2OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)

SM2OUT23 - Submodule 2 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.

◆ PWM_SWCOUT_SM2OUT23 [3/3]

#define PWM_SWCOUT_SM2OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)

SM2OUT23 - Submodule 2 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.

◆ PWM_SWCOUT_SM2OUT45 [1/3]

#define PWM_SWCOUT_SM2OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)

SM2OUT45 - Submodule 2 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.

◆ PWM_SWCOUT_SM2OUT45 [2/3]

#define PWM_SWCOUT_SM2OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)

SM2OUT45 - Submodule 2 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.

◆ PWM_SWCOUT_SM2OUT45 [3/3]

#define PWM_SWCOUT_SM2OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)

SM2OUT45 - Submodule 2 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.

◆ PWM_SWCOUT_SM3OUT23 [1/3]

#define PWM_SWCOUT_SM3OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)

SM3OUT23 - Submodule 3 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.

◆ PWM_SWCOUT_SM3OUT23 [2/3]

#define PWM_SWCOUT_SM3OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)

SM3OUT23 - Submodule 3 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.

◆ PWM_SWCOUT_SM3OUT23 [3/3]

#define PWM_SWCOUT_SM3OUT23 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)

SM3OUT23 - Submodule 3 Software Controlled Output 23 0b0..A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23. 0b1..A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.

◆ PWM_SWCOUT_SM3OUT45 [1/3]

#define PWM_SWCOUT_SM3OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)

SM3OUT45 - Submodule 3 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.

◆ PWM_SWCOUT_SM3OUT45 [2/3]

#define PWM_SWCOUT_SM3OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)

SM3OUT45 - Submodule 3 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.

◆ PWM_SWCOUT_SM3OUT45 [3/3]

#define PWM_SWCOUT_SM3OUT45 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)

SM3OUT45 - Submodule 3 Software Controlled Output 45 0b0..A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45. 0b1..A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.

◆ PWM_TCTRL_OUT_TRIG_EN [1/3]

#define PWM_TCTRL_OUT_TRIG_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)

OUT_TRIG_EN - Output Trigger Enables 0b000000..PWM_OUT_TRIGx will not set when the counter value matches the VALx value. 0b000001..PWM_OUT_TRIGx will set when the counter value matches the VALx value.

◆ PWM_TCTRL_OUT_TRIG_EN [2/3]

#define PWM_TCTRL_OUT_TRIG_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)

OUT_TRIG_EN - Output Trigger Enables 0bxxxxx1..PWM_OUT_TRIG0 will set when the counter value matches the VAL0 value. 0bxxxx1x..PWM_OUT_TRIG1 will set when the counter value matches the VAL1 value. 0bxxx1xx..PWM_OUT_TRIG0 will set when the counter value matches the VAL2 value. 0bxx1xxx..PWM_OUT_TRIG1 will set when the counter value matches the VAL3 value. 0bx1xxxx..PWM_OUT_TRIG0 will set when the counter value matches the VAL4 value. 0b1xxxxx..PWM_OUT_TRIG1 will set when the counter value matches the VAL5 value.

◆ PWM_TCTRL_OUT_TRIG_EN [3/3]

#define PWM_TCTRL_OUT_TRIG_EN ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)

OUT_TRIG_EN - Output Trigger Enables 0bxxxxx1..PWM_OUT_TRIG0 will set when the counter value matches the VAL0 value. 0bxxxx1x..PWM_OUT_TRIG1 will set when the counter value matches the VAL1 value. 0bxxx1xx..PWM_OUT_TRIG0 will set when the counter value matches the VAL2 value. 0bxx1xxx..PWM_OUT_TRIG1 will set when the counter value matches the VAL3 value. 0bx1xxxx..PWM_OUT_TRIG0 will set when the counter value matches the VAL4 value. 0b1xxxxx..PWM_OUT_TRIG1 will set when the counter value matches the VAL5 value.

◆ PWM_TCTRL_PWAOT0 [1/3]

#define PWM_TCTRL_PWAOT0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)

PWAOT0 - Output Trigger 0 Source Select 0b0..Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port. 0b1..Route the PWMA output to the PWM_OUT_TRIG0 port.

◆ PWM_TCTRL_PWAOT0 [2/3]

#define PWM_TCTRL_PWAOT0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)

PWAOT0 - Output Trigger 0 Source Select 0b0..Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port. 0b1..Route the PWMA output to the PWM_OUT_TRIG0 port.

◆ PWM_TCTRL_PWAOT0 [3/3]

#define PWM_TCTRL_PWAOT0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)

PWAOT0 - Output Trigger 0 Source Select 0b0..Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port. 0b1..Route the PWMA output to the PWM_OUT_TRIG0 port.

◆ PWM_TCTRL_PWBOT1 [1/3]

#define PWM_TCTRL_PWBOT1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)

PWBOT1 - Output Trigger 1 Source Select 0b0..Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port. 0b1..Route the PWMB output to the PWM_OUT_TRIG1 port.

◆ PWM_TCTRL_PWBOT1 [2/3]

#define PWM_TCTRL_PWBOT1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)

PWBOT1 - Output Trigger 1 Source Select 0b0..Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port. 0b1..Route the PWMB output to the PWM_OUT_TRIG1 port.

◆ PWM_TCTRL_PWBOT1 [3/3]

#define PWM_TCTRL_PWBOT1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)

PWBOT1 - Output Trigger 1 Source Select 0b0..Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port. 0b1..Route the PWMB output to the PWM_OUT_TRIG1 port.

◆ PWM_TCTRL_TRGFRQ [1/3]

#define PWM_TCTRL_TRGFRQ ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)

TRGFRQ - Trigger frequency 0b0..Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero. 0b1..Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero.

◆ PWM_TCTRL_TRGFRQ [2/3]

#define PWM_TCTRL_TRGFRQ ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)

TRGFRQ - Trigger frequency 0b0..Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero. 0b1..Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero.

◆ PWM_TCTRL_TRGFRQ [3/3]

#define PWM_TCTRL_TRGFRQ ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)

TRGFRQ - Trigger frequency 0b0..Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero. 0b1..Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero.

◆ PWM_VAL0_VAL0 [1/3]

#define PWM_VAL0_VAL0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)

VAL0 - Value Register 0

◆ PWM_VAL0_VAL0 [2/3]

#define PWM_VAL0_VAL0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)

VAL0 - Value Register 0

◆ PWM_VAL0_VAL0 [3/3]

#define PWM_VAL0_VAL0 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)

VAL0 - Value Register 0

◆ PWM_VAL1_VAL1 [1/3]

#define PWM_VAL1_VAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)

VAL1 - Value Register 1

◆ PWM_VAL1_VAL1 [2/3]

#define PWM_VAL1_VAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)

VAL1 - Value Register 1

◆ PWM_VAL1_VAL1 [3/3]

#define PWM_VAL1_VAL1 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)

VAL1 - Value Register 1

◆ PWM_VAL2_VAL2 [1/3]

#define PWM_VAL2_VAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)

VAL2 - Value Register 2

◆ PWM_VAL2_VAL2 [2/3]

#define PWM_VAL2_VAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)

VAL2 - Value Register 2

◆ PWM_VAL2_VAL2 [3/3]

#define PWM_VAL2_VAL2 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)

VAL2 - Value Register 2

◆ PWM_VAL3_VAL3 [1/3]

#define PWM_VAL3_VAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)

VAL3 - Value Register 3

◆ PWM_VAL3_VAL3 [2/3]

#define PWM_VAL3_VAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)

VAL3 - Value Register 3

◆ PWM_VAL3_VAL3 [3/3]

#define PWM_VAL3_VAL3 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)

VAL3 - Value Register 3

◆ PWM_VAL4_VAL4 [1/3]

#define PWM_VAL4_VAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)

VAL4 - Value Register 4

◆ PWM_VAL4_VAL4 [2/3]

#define PWM_VAL4_VAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)

VAL4 - Value Register 4

◆ PWM_VAL4_VAL4 [3/3]

#define PWM_VAL4_VAL4 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)

VAL4 - Value Register 4

◆ PWM_VAL5_VAL5 [1/3]

#define PWM_VAL5_VAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)

VAL5 - Value Register 5

◆ PWM_VAL5_VAL5 [2/3]

#define PWM_VAL5_VAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)

VAL5 - Value Register 5

◆ PWM_VAL5_VAL5 [3/3]

#define PWM_VAL5_VAL5 ( x ) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)

VAL5 - Value Register 5

Macros

CNT - Counter Register

INIT - Initial Count Register

CTRL2 - Control 2 Register

CTRL - Control Register

VAL0 - Value Register 0

FRACVAL1 - Fractional Value Register 1

VAL1 - Value Register 1

FRACVAL2 - Fractional Value Register 2

VAL2 - Value Register 2

FRACVAL3 - Fractional Value Register 3

VAL3 - Value Register 3

FRACVAL4 - Fractional Value Register 4

VAL4 - Value Register 4

FRACVAL5 - Fractional Value Register 5

VAL5 - Value Register 5

FRCTRL - Fractional Control Register

OCTRL - Output Control Register

STS - Status Register

INTEN - Interrupt Enable Register

DMAEN - DMA Enable Register

TCTRL - Output Trigger Control Register

DISMAP - Fault Disable Mapping Register 0..Fault Disable Mapping Register 1

DTCNT0 - Deadtime Count Register 0

DTCNT1 - Deadtime Count Register 1

CAPTCTRLA - Capture Control A Register

CAPTCOMPA - Capture Compare A Register

CAPTCTRLB - Capture Control B Register

CAPTCOMPB - Capture Compare B Register

CAPTCTRLX - Capture Control X Register

CAPTCOMPX - Capture Compare X Register

CVAL0 - Capture Value 0 Register

CVAL0CYC - Capture Value 0 Cycle Register

CVAL1 - Capture Value 1 Register

CVAL1CYC - Capture Value 1 Cycle Register

CVAL2 - Capture Value 2 Register

CVAL2CYC - Capture Value 2 Cycle Register

CVAL3 - Capture Value 3 Register

CVAL3CYC - Capture Value 3 Cycle Register

CVAL4 - Capture Value 4 Register

CVAL4CYC - Capture Value 4 Cycle Register

CVAL5 - Capture Value 5 Register

CVAL5CYC - Capture Value 5 Cycle Register

OUTEN - Output Enable Register

MASK - Mask Register

SWCOUT - Software Controlled Output Register

DTSRCSEL - PWM Source Select Register

MCTRL - Master Control Register

MCTRL2 - Master Control 2 Register

FCTRL - Fault Control Register

FSTS - Fault Status Register

FFILT - Fault Filter Register

FTST - Fault Test Register

FCTRL2 - Fault Control 2 Register

CNT - Counter Register

INIT - Initial Count Register

CTRL2 - Control 2 register

CTRL - Control Register

VAL0 - Value Register 0

FRACVAL1 - Fractional Value Register 1

VAL1 - Value Register 1

FRACVAL2 - Fractional Value Register 2

VAL2 - Value Register 2

FRACVAL3 - Fractional Value Register 3

VAL3 - Value Register 3

FRACVAL4 - Fractional Value Register 4

VAL4 - Value Register 4

FRACVAL5 - Fractional Value Register 5

VAL5 - Value Register 5

FRCTRL - Fractional Control Register

OCTRL - Output Control Register

STS - Status Register

INTEN - Interrupt Enable Register

DMAEN - DMA Enable Register

TCTRL - Output Trigger Control Register

DISMAP - Fault Disable Mapping Register 0

DTCNT0 - Deadtime Count Register 0

DTCNT1 - Deadtime Count Register 1

CAPTCTRLA - Capture Control A Register

CAPTCOMPA - Capture Compare A Register