|
|
#define | TMS570_SPI_GCR0_nRESET BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_GCR1_SPIEN BSP_BIT32(24) |
| |
|
#define | TMS570_SPI_GCR1_LOOPBACK BSP_BIT32(16) |
| |
|
#define | TMS570_SPI_GCR1_POWERDOWN BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_GCR1_CLKMOD BSP_BIT32(1) |
| |
|
#define | TMS570_SPI_GCR1_MASTER BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_INT0_ENABLEHIGHZ BSP_BIT32(24) |
| |
|
#define | TMS570_SPI_INT0_DMAREQEN BSP_BIT32(16) |
| |
|
#define | TMS570_SPI_LVL_TXINTLVL BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_LVL_RXINTLVL BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_LVL_RXOVRNINTLVL BSP_BIT32(6) |
| |
|
#define | TMS570_SPI_LVL_BITERRLVL BSP_BIT32(4) |
| |
|
#define | TMS570_SPI_LVL_DESYNCLVL BSP_BIT32(3) |
| |
|
#define | TMS570_SPI_LVL_PARERRLVL BSP_BIT32(2) |
| |
|
#define | TMS570_SPI_LVL_TIMEOUTLVL BSP_BIT32(1) |
| |
|
#define | TMS570_SPI_LVL_DLENERRLVL BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_FLG_BUFINITACTIVE BSP_BIT32(24) |
| |
|
#define | TMS570_SPI_FLG_TXINTFLG BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_FLG_RXINTFLG BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_FLG_RXOVRNINTFLG BSP_BIT32(6) |
| |
|
#define | TMS570_SPI_FLG_BITERRFLG BSP_BIT32(4) |
| |
|
#define | TMS570_SPI_FLG_DESYNCFLG BSP_BIT32(3) |
| |
|
#define | TMS570_SPI_FLG_PARITYERRFLG BSP_BIT32(2) |
| |
|
#define | TMS570_SPI_FLG_TIMEOUTFLG BSP_BIT32(1) |
| |
|
#define | TMS570_SPI_FLG_DLENERRFLG BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_PC0_SOMIFUN(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC0_SOMIFUN_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC0_SOMIFUN_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC0_SIMOFUN(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC0_SIMOFUN_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC0_SIMOFUN_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC0_SOMIFUN0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC0_SIMOFUN0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC0_CLKFUN BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC0_ENAFUN BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC0_SCSFUN(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC0_SCSFUN_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC0_SCSFUN_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC1_SOMIDIR(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC1_SOMIDIR_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC1_SOMIDIR_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC1_SIMODIR(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC1_SIMODIR_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC1_SIMODIR_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC1_SOMIDIR0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC1_SIMODIR0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC1_CLKDIR BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC1_ENADIR BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC1_SCSDIR(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC1_SCSDIR_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC1_SCSDIR_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC2_SOMIDIN(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC2_SOMIDIN_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC2_SOMIDIN_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC2_SIMODIN(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC2_SIMODIN_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC2_SIMODIN_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC2_SOMIDIN0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC2_SIMODIN0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC2_CLKDIN BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC2_ENADIN BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC2_SCSDIN(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC2_SCSDIN_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC2_SCSDIN_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC3_SOMIDOUT(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC3_SOMIDOUT_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC3_SOMIDOUT_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC3_SIMODOUT(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC3_SIMODOUT_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC3_SIMODOUT_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC3_SOMIDOUT0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC3_SIMODOUT0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC3_CLKDOUT BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC3_ENADOUT BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC3_SCSDOUT(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC3_SCSDOUT_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC3_SCSDOUT_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC4_SOMISET(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC4_SOMISET_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC4_SOMISET_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC4_SIMOSET(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC4_SIMOSET_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC4_SIMOSET_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC4_SOMISET0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC4_SIMOSET0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC4_CLKSET BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC4_ENASET BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC4_SCSSET(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC4_SCSSET_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC4_SCSSET_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC5_SOMICLR(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC5_SOMICLR_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC5_SOMICLR_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC5_SIMOCLR(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC5_SIMOCLR_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC5_SIMOCLR_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC5_SOMICLR0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC5_SIMOCLR0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC5_CLKCLR BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC5_ENACLR BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC5_SCSCLR(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC5_SCSCLR_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC5_SCSCLR_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC6_SOMIPDR(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC6_SOMIPDR_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC6_SOMIPDR_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC6_SIMOPDR(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC6_SIMOPDR_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC6_SIMOPDR_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC6_SOMIPDR0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC6_SIMOPDR0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC6_CLKPDR BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC6_ENAPDR BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC6_SCSPDR(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC6_SCSPDR_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC6_SCSPDR_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC7_SOMIDIS(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC7_SOMIDIS_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC7_SOMIDIS_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC7_SIMODIS(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC7_SIMODIS_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC7_SIMODIS_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC7_SOMIPDIS0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC7_SIMOPDIS0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC7_CLKPDIS BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC7_ENAPDIS BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC7_SCSPDIS(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC7_SCSPDIS_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC7_SCSPDIS_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_PC8_SOMIPSEL(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_PC8_SOMIPSEL_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_PC8_SOMIPSEL_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_PC8_SIMOPSEL(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_PC8_SIMOPSEL_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_PC8_SIMOPSEL_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_PC8_SOMIPSEL0 BSP_BIT32(11) |
| |
|
#define | TMS570_SPI_PC8_SIMOPSEL0 BSP_BIT32(10) |
| |
|
#define | TMS570_SPI_PC8_CLKPSEL BSP_BIT32(9) |
| |
|
#define | TMS570_SPI_PC8_ENAPSEL BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_PC8_SCSPSEL(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_PC8_SCSPSEL_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_PC8_SCSPSEL_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_DAT0_TXDATA(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_DAT0_TXDATA_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_DAT0_TXDATA_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_DAT1_CSHOLD BSP_BIT32(28) |
| |
|
#define | TMS570_SPI_DAT1_WDEL BSP_BIT32(26) |
| |
|
#define | TMS570_SPI_DAT1_DFSEL(val) BSP_FLD32(val,24, 25) |
| |
|
#define | TMS570_SPI_DAT1_DFSEL_GET(reg) BSP_FLD32GET(reg,24, 25) |
| |
|
#define | TMS570_SPI_DAT1_DFSEL_SET(reg, val) BSP_FLD32SET(reg, val,24, 25) |
| |
|
#define | TMS570_SPI_DAT1_CSNR(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_DAT1_CSNR_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_DAT1_CSNR_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_DAT1_TXDATA(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_DAT1_TXDATA_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_DAT1_TXDATA_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_BUF_RXEMPTY BSP_BIT32(31) |
| |
|
#define | TMS570_SPI_BUF_RXOVR BSP_BIT32(30) |
| |
|
#define | TMS570_SPI_BUF_TXFULL BSP_BIT32(29) |
| |
|
#define | TMS570_SPI_BUF_BITERR BSP_BIT32(28) |
| |
|
#define | TMS570_SPI_BUF_DESYNC BSP_BIT32(27) |
| |
|
#define | TMS570_SPI_BUF_PARITYERR BSP_BIT32(26) |
| |
|
#define | TMS570_SPI_BUF_TIMEOUT BSP_BIT32(25) |
| |
|
#define | TMS570_SPI_BUF_DLENERR BSP_BIT32(24) |
| |
|
#define | TMS570_SPI_BUF_LCSNR(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_BUF_LCSNR_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_BUF_LCSNR_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_BUF_RXDATA(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_BUF_RXDATA_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_BUF_RXDATA_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_EMU_EMU_RXDATA(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_EMU_EMU_RXDATA_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_EMU_EMU_RXDATA_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_DELAY_C2TDELAY(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_DELAY_C2TDELAY_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_DELAY_C2TDELAY_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_DELAY_T2CDELAY(val) BSP_FLD32(val,16, 23) |
| |
|
#define | TMS570_SPI_DELAY_T2CDELAY_GET(reg) BSP_FLD32GET(reg,16, 23) |
| |
|
#define | TMS570_SPI_DELAY_T2CDELAY_SET(reg, val) BSP_FLD32SET(reg, val,16, 23) |
| |
|
#define | TMS570_SPI_DELAY_T2EDELAY(val) BSP_FLD32(val,8, 15) |
| |
|
#define | TMS570_SPI_DELAY_T2EDELAY_GET(reg) BSP_FLD32GET(reg,8, 15) |
| |
|
#define | TMS570_SPI_DELAY_T2EDELAY_SET(reg, val) BSP_FLD32SET(reg, val,8, 15) |
| |
|
#define | TMS570_SPI_DELAY_C2EDELAY(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_DELAY_C2EDELAY_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_DELAY_C2EDELAY_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_DEF_CDEF(val) BSP_FLD32(val,0, 7) |
| |
|
#define | TMS570_SPI_DEF_CDEF_GET(reg) BSP_FLD32GET(reg,0, 7) |
| |
|
#define | TMS570_SPI_DEF_CDEF_SET(reg, val) BSP_FLD32SET(reg, val,0, 7) |
| |
|
#define | TMS570_SPI_FMTx_WDELAY(val) BSP_FLD32(val,24, 31) |
| |
|
#define | TMS570_SPI_FMTx_WDELAY_GET(reg) BSP_FLD32GET(reg,24, 31) |
| |
|
#define | TMS570_SPI_FMTx_WDELAY_SET(reg, val) BSP_FLD32SET(reg, val,24, 31) |
| |
|
#define | TMS570_SPI_FMTx_PARPOL BSP_BIT32(23) |
| |
|
#define | TMS570_SPI_FMTx_PARITYENA BSP_BIT32(22) |
| |
|
#define | TMS570_SPI_FMTx_WAITENA BSP_BIT32(21) |
| |
|
#define | TMS570_SPI_FMTx_SHIFTDIR BSP_BIT32(20) |
| |
|
#define | TMS570_SPI_FMTx_HDUPLEX_ENAx BSP_BIT32(19) |
| |
|
#define | TMS570_SPI_FMTx_DIS_CS_TIMERS BSP_BIT32(18) |
| |
|
#define | TMS570_SPI_FMTx_POLARITY BSP_BIT32(17) |
| |
|
#define | TMS570_SPI_FMTx_PHASE BSP_BIT32(16) |
| |
|
#define | TMS570_SPI_FMTx_PRESCALE(val) BSP_FLD32(val,8, 15) |
| |
|
#define | TMS570_SPI_FMTx_PRESCALE_GET(reg) BSP_FLD32GET(reg,8, 15) |
| |
|
#define | TMS570_SPI_FMTx_PRESCALE_SET(reg, val) BSP_FLD32SET(reg, val,8, 15) |
| |
|
#define | TMS570_SPI_FMTx_CHARLEN(val) BSP_FLD32(val,0, 4) |
| |
|
#define | TMS570_SPI_FMTx_CHARLEN_GET(reg) BSP_FLD32GET(reg,0, 4) |
| |
|
#define | TMS570_SPI_FMTx_CHARLEN_SET(reg, val) BSP_FLD32SET(reg, val,0, 4) |
| |
|
#define | TMS570_SPI_INTVECT0_INTVECT0(val) BSP_FLD32(val,1, 5) |
| |
|
#define | TMS570_SPI_INTVECT0_INTVECT0_GET(reg) BSP_FLD32GET(reg,1, 5) |
| |
|
#define | TMS570_SPI_INTVECT0_INTVECT0_SET(reg, val) BSP_FLD32SET(reg, val,1, 5) |
| |
|
#define | TMS570_SPI_INTVECT0_SUSPEND0 BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_INTVECT1_INTVECT1(val) BSP_FLD32(val,1, 5) |
| |
|
#define | TMS570_SPI_INTVECT1_INTVECT1_GET(reg) BSP_FLD32GET(reg,1, 5) |
| |
|
#define | TMS570_SPI_INTVECT1_INTVECT1_SET(reg, val) BSP_FLD32SET(reg, val,1, 5) |
| |
|
#define | TMS570_SPI_INTVECT1_SUSPEND1 BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_PMCTRL_MOD_CLK_POL_3 BSP_BIT32(29) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_3(val) BSP_FLD32(val,26, 28) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_3_GET(reg) BSP_FLD32GET(reg,26, 28) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_3_SET(reg, val) BSP_FLD32SET(reg, val,26, 28) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_3(val) BSP_FLD32(val,24, 25) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_3_GET(reg) BSP_FLD32GET(reg,24, 25) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_3_SET(reg, val) BSP_FLD32SET(reg, val,24, 25) |
| |
|
#define | TMS570_SPI_PMCTRL_MOD_CLK_POL_2 BSP_BIT32(21) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_2(val) BSP_FLD32(val,18, 20) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_2_GET(reg) BSP_FLD32GET(reg,18, 20) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_2_SET(reg, val) BSP_FLD32SET(reg, val,18, 20) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_2(val) BSP_FLD32(val,16, 17) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_2_GET(reg) BSP_FLD32GET(reg,16, 17) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_2_SET(reg, val) BSP_FLD32SET(reg, val,16, 17) |
| |
|
#define | TMS570_SPI_PMCTRL_MOD_CLK_POL_1 BSP_BIT32(13) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_1(val) BSP_FLD32(val,10, 12) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_1_GET(reg) BSP_FLD32GET(reg,10, 12) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_1_SET(reg, val) BSP_FLD32SET(reg, val,10, 12) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_1(val) BSP_FLD32(val,8, 9) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_1_GET(reg) BSP_FLD32GET(reg,8, 9) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_1_SET(reg, val) BSP_FLD32SET(reg, val,8, 9) |
| |
|
#define | TMS570_SPI_PMCTRL_MOD_CLK_POL_0 BSP_BIT32(5) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_0(val) BSP_FLD32(val,2, 4) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_0_GET(reg) BSP_FLD32GET(reg,2, 4) |
| |
|
#define | TMS570_SPI_PMCTRL_MMODE_0_SET(reg, val) BSP_FLD32SET(reg, val,2, 4) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_0(val) BSP_FLD32(val,0, 1) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_0_GET(reg) BSP_FLD32GET(reg,0, 1) |
| |
|
#define | TMS570_SPI_PMCTRL_PMODE_0_SET(reg, val) BSP_FLD32SET(reg, val,0, 1) |
| |
|
#define | TMS570_SPI_MIBSPIE_RXRAM_ACCESS BSP_BIT32(16) |
| |
|
#define | TMS570_SPI_MIBSPIE_MSPIENA BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_TGITENST_SET_INTENRDY(val) BSP_FLD32(val,16, 31) |
| |
|
#define | TMS570_SPI_TGITENST_SET_INTENRDY_GET(reg) BSP_FLD32GET(reg,16, 31) |
| |
|
#define | TMS570_SPI_TGITENST_SET_INTENRDY_SET(reg, val) BSP_FLD32SET(reg, val,16, 31) |
| |
|
#define | TMS570_SPI_TGITENST_SET_INTENSUS(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_TGITENST_SET_INTENSUS_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_TGITENST_SET_INTENSUS_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_TGITENCR_CLR_INTENRDY(val) BSP_FLD32(val,16, 31) |
| |
|
#define | TMS570_SPI_TGITENCR_CLR_INTENRDY_GET(reg) BSP_FLD32GET(reg,16, 31) |
| |
|
#define | TMS570_SPI_TGITENCR_CLR_INTENRDY_SET(reg, val) BSP_FLD32SET(reg, val,16, 31) |
| |
|
#define | TMS570_SPI_TGITENCR_CLR_INTENSUS(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_TGITENCR_CLR_INTENSUS_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_TGITENCR_CLR_INTENSUS_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_TGITLVST_SET_INTLVLRDY(val) BSP_FLD32(val,16, 31) |
| |
|
#define | TMS570_SPI_TGITLVST_SET_INTLVLRDY_GET(reg) BSP_FLD32GET(reg,16, 31) |
| |
|
#define | TMS570_SPI_TGITLVST_SET_INTLVLRDY_SET(reg, val) BSP_FLD32SET(reg, val,16, 31) |
| |
|
#define | TMS570_SPI_TGITLVST_SET_INTLVLSUS(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_TGITLVST_SET_INTLVLSUS_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_TGITLVST_SET_INTLVLSUS_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_TGITLVCR_CLR_INTLVLRDY(val) BSP_FLD32(val,16, 31) |
| |
|
#define | TMS570_SPI_TGITLVCR_CLR_INTLVLRDY_GET(reg) BSP_FLD32GET(reg,16, 31) |
| |
|
#define | TMS570_SPI_TGITLVCR_CLR_INTLVLRDY_SET(reg, val) BSP_FLD32SET(reg, val,16, 31) |
| |
|
#define | TMS570_SPI_TGITLVCR_CLR_INTLVLSUS(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_TGITLVCR_CLR_INTLVLSUS_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_TGITLVCR_CLR_INTLVLSUS_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_TGINTFLG_INTFLGRDY(val) BSP_FLD32(val,16, 31) |
| |
|
#define | TMS570_SPI_TGINTFLG_INTFLGRDY_GET(reg) BSP_FLD32GET(reg,16, 31) |
| |
|
#define | TMS570_SPI_TGINTFLG_INTFLGRDY_SET(reg, val) BSP_FLD32SET(reg, val,16, 31) |
| |
|
#define | TMS570_SPI_TGINTFLG_INTFLGSUS(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_TGINTFLG_INTFLGSUS_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_TGINTFLG_INTFLGSUS_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_TICKCNT_TICKENA BSP_BIT32(31) |
| |
|
#define | TMS570_SPI_TICKCNT_RELOAD BSP_BIT32(30) |
| |
|
#define | TMS570_SPI_TICKCNT_CLKCTRL(val) BSP_FLD32(val,28, 29) |
| |
|
#define | TMS570_SPI_TICKCNT_CLKCTRL_GET(reg) BSP_FLD32GET(reg,28, 29) |
| |
|
#define | TMS570_SPI_TICKCNT_CLKCTRL_SET(reg, val) BSP_FLD32SET(reg, val,28, 29) |
| |
|
#define | TMS570_SPI_TICKCNT_TICKVALUE(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_TICKCNT_TICKVALUE_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_TICKCNT_TICKVALUE_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_LTGPEND_TG_IN_SERVICE(val) BSP_FLD32(val,24, 28) |
| |
|
#define | TMS570_SPI_LTGPEND_TG_IN_SERVICE_GET(reg) BSP_FLD32GET(reg,24, 28) |
| |
|
#define | TMS570_SPI_LTGPEND_TG_IN_SERVICE_SET(reg, val) BSP_FLD32SET(reg, val,24, 28) |
| |
|
#define | TMS570_SPI_LTGPEND_LPEND(val) BSP_FLD32(val,8, 14) |
| |
|
#define | TMS570_SPI_LTGPEND_LPEND_GET(reg) BSP_FLD32GET(reg,8, 14) |
| |
|
#define | TMS570_SPI_LTGPEND_LPEND_SET(reg, val) BSP_FLD32SET(reg, val,8, 14) |
| |
|
#define | TMS570_SPI_TGCTRL_TGENA BSP_BIT32(31) |
| |
|
#define | TMS570_SPI_TGCTRL_ONESHOTx BSP_BIT32(30) |
| |
|
#define | TMS570_SPI_TGCTRL_PRSTx BSP_BIT32(29) |
| |
|
#define | TMS570_SPI_TGCTRL_TGTDx BSP_BIT32(28) |
| |
|
#define | TMS570_SPI_DMACTRL_ONESHOT BSP_BIT32(31) |
| |
|
#define | TMS570_SPI_DMACTRL_BUFIDx(val) BSP_FLD32(val,24, 30) |
| |
|
#define | TMS570_SPI_DMACTRL_BUFIDx_GET(reg) BSP_FLD32GET(reg,24, 30) |
| |
|
#define | TMS570_SPI_DMACTRL_BUFIDx_SET(reg, val) BSP_FLD32SET(reg, val,24, 30) |
| |
|
#define | TMS570_SPI_DMACTRL_RXDMA_MAPx(val) BSP_FLD32(val,20, 23) |
| |
|
#define | TMS570_SPI_DMACTRL_RXDMA_MAPx_GET(reg) BSP_FLD32GET(reg,20, 23) |
| |
|
#define | TMS570_SPI_DMACTRL_RXDMA_MAPx_SET(reg, val) BSP_FLD32SET(reg, val,20, 23) |
| |
|
#define | TMS570_SPI_DMACTRL_TXDMA_MAPx(val) BSP_FLD32(val,16, 19) |
| |
|
#define | TMS570_SPI_DMACTRL_TXDMA_MAPx_GET(reg) BSP_FLD32GET(reg,16, 19) |
| |
|
#define | TMS570_SPI_DMACTRL_TXDMA_MAPx_SET(reg, val) BSP_FLD32SET(reg, val,16, 19) |
| |
|
#define | TMS570_SPI_DMACTRL_RXDMAENAx BSP_BIT32(15) |
| |
|
#define | TMS570_SPI_DMACTRL_TXDAMENAx BSP_BIT32(14) |
| |
|
#define | TMS570_SPI_DMACTRL_NOBRKx BSP_BIT32(13) |
| |
|
#define | TMS570_SPI_DMACTRL_ICOUNTx(val) BSP_FLD32(val,8, 12) |
| |
|
#define | TMS570_SPI_DMACTRL_ICOUNTx_GET(reg) BSP_FLD32GET(reg,8, 12) |
| |
|
#define | TMS570_SPI_DMACTRL_ICOUNTx_SET(reg, val) BSP_FLD32SET(reg, val,8, 12) |
| |
|
#define | TMS570_SPI_DMACTRL_COUNT_BIT17x BSP_BIT32(6) |
| |
|
#define | TMS570_SPI_DMACTRL_COUNTx(val) BSP_FLD32(val,0, 5) |
| |
|
#define | TMS570_SPI_DMACTRL_COUNTx_GET(reg) BSP_FLD32GET(reg,0, 5) |
| |
|
#define | TMS570_SPI_DMACTRL_COUNTx_SET(reg, val) BSP_FLD32SET(reg, val,0, 5) |
| |
|
#define | TMS570_SPI_DMACOUNT_ICOUNTx(val) BSP_FLD32(val,16, 31) |
| |
|
#define | TMS570_SPI_DMACOUNT_ICOUNTx_GET(reg) BSP_FLD32GET(reg,16, 31) |
| |
|
#define | TMS570_SPI_DMACOUNT_ICOUNTx_SET(reg, val) BSP_FLD32SET(reg, val,16, 31) |
| |
|
#define | TMS570_SPI_DMACOUNT_COUNTx(val) BSP_FLD32(val,0, 15) |
| |
|
#define | TMS570_SPI_DMACOUNT_COUNTx_GET(reg) BSP_FLD32GET(reg,0, 15) |
| |
|
#define | TMS570_SPI_DMACOUNT_COUNTx_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
| |
|
#define | TMS570_SPI_DMACNTLEN_LARGE_COUNT BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_UERRCTRL_PTESTEN BSP_BIT32(8) |
| |
|
#define | TMS570_SPI_UERRCTRL_EDEN(val) BSP_FLD32(val,0, 3) |
| |
|
#define | TMS570_SPI_UERRCTRL_EDEN_GET(reg) BSP_FLD32GET(reg,0, 3) |
| |
|
#define | TMS570_SPI_UERRCTRL_EDEN_SET(reg, val) BSP_FLD32SET(reg, val,0, 3) |
| |
|
#define | TMS570_SPI_UERRSTAT_EDFLG1 BSP_BIT32(1) |
| |
|
#define | TMS570_SPI_UERRSTAT_EDFLG0 BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_UERRADDRRX_OVERADDR1(val) BSP_FLD32(val,0, 9) |
| |
|
#define | TMS570_SPI_UERRADDRRX_OVERADDR1_GET(reg) BSP_FLD32GET(reg,0, 9) |
| |
|
#define | TMS570_SPI_UERRADDRRX_OVERADDR1_SET(reg, val) BSP_FLD32SET(reg, val,0, 9) |
| |
|
#define | TMS570_SPI_UERRADDRTX_UERRADDR0(val) BSP_FLD32(val,0, 8) |
| |
|
#define | TMS570_SPI_UERRADDRTX_UERRADDR0_GET(reg) BSP_FLD32GET(reg,0, 8) |
| |
|
#define | TMS570_SPI_UERRADDRTX_UERRADDR0_SET(reg, val) BSP_FLD32SET(reg, val,0, 8) |
| |
|
#define | TMS570_SPI_RXOVRN_BUF_ADDR_RXOVRN_BUF_ADDR(val) BSP_FLD32(val,0, 9) |
| |
|
#define | TMS570_SPI_RXOVRN_BUF_ADDR_RXOVRN_BUF_ADDR_GET(reg) BSP_FLD32GET(reg,0, 9) |
| |
|
#define | TMS570_SPI_RXOVRN_BUF_ADDR_RXOVRN_BUF_ADDR_SET(reg, val) BSP_FLD32SET(reg, val,0, 9) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_SCS_FAIL_FLG BSP_BIT32(24) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_CTRL_BITERR BSP_BIT32(20) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_CTRL_DESYNC BSP_BIT32(19) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_CTRL_PARERR BSP_BIT32(18) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_CTRL_TIMEOUT BSP_BIT32(17) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_CTRL_DLENERR BSP_BIT32(16) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_IOLPBKSTENA(val) BSP_FLD32(val,8, 11) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_IOLPBKSTENA_GET(reg) BSP_FLD32GET(reg,8, 11) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_IOLPBKSTENA_SET(reg, val) BSP_FLD32SET(reg, val,8, 11) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_ERR_SCS_PIN(val) BSP_FLD32(val,3, 5) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_ERR_SCS_PIN_GET(reg) BSP_FLD32GET(reg,3, 5) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_ERR_SCS_PIN_SET(reg, val) BSP_FLD32SET(reg, val,3, 5) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_CTRL_SCS_PIN BSP_BIT32(2) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_LPBK_TYPE BSP_BIT32(1) |
| |
|
#define | TMS570_SPI_IOLPBKTSTCR_RXP_ENA BSP_BIT32(0) |
| |
|
#define | TMS570_SPI_EXT_PRESCALEx_EPRESCALE_FMTx(val) BSP_FLD32(val,16, 26) |
| |
|
#define | TMS570_SPI_EXT_PRESCALEx_EPRESCALE_FMTx_GET(reg) BSP_FLD32GET(reg,16, 26) |
| |
|
#define | TMS570_SPI_EXT_PRESCALEx_EPRESCALE_FMTx_SET(reg, val) BSP_FLD32SET(reg, val,16, 26) |
| |
1.9.6