|
#define | TMS570_ADC_BUFx_G2_EMPTY_10bit_mode BSP_BIT32(15) |
|
#define | TMS570_ADC_BUFx_G2_CHID_10bit_mode(val) BSP_FLD32(val,10, 14) |
|
#define | TMS570_ADC_BUFx_G2_CHID_10bit_mode_GET(reg) BSP_FLD32GET(reg,10, 14) |
|
#define | TMS570_ADC_BUFx_G2_CHID_10bit_mode_SET(reg, val) BSP_FLD32SET(reg, val,10, 14) |
|
#define | TMS570_ADC_BUFx_G2_DR_10bit_mode(val) BSP_FLD32(val,0, 9) |
|
#define | TMS570_ADC_BUFx_G2_DR_10bit_mode_GET(reg) BSP_FLD32GET(reg,0, 9) |
|
#define | TMS570_ADC_BUFx_G2_DR_10bit_mode_SET(reg, val) BSP_FLD32SET(reg, val,0, 9) |
|
#define | TMS570_ADC_BUFx_G2_EMPTY_12bit_mode BSP_BIT32(31) |
|
#define | TMS570_ADC_BUFx_G2_CHID_12bit_mode(val) BSP_FLD32(val,16, 20) |
|
#define | TMS570_ADC_BUFx_G2_CHID_12bit_mode_GET(reg) BSP_FLD32GET(reg,16, 20) |
|
#define | TMS570_ADC_BUFx_G2_CHID_12bit_mode_SET(reg, val) BSP_FLD32SET(reg, val,16, 20) |
|
#define | TMS570_ADC_BUFx_G2_DR_12bit_mode(val) BSP_FLD32(val,0, 11) |
|
#define | TMS570_ADC_BUFx_G2_DR_12bit_mode_GET(reg) BSP_FLD32GET(reg,0, 11) |
|
#define | TMS570_ADC_BUFx_G2_DR_12bit_mode_SET(reg, val) BSP_FLD32SET(reg, val,0, 11) |
|
#define | TMS570_ADC_RSTCR_RESET BSP_BIT32(0) |
|
#define | TMS570_ADC_OPMODECR_10_12_BIT BSP_BIT32(31) |
|
#define | TMS570_ADC_CLOCKCR_PS(val) BSP_FLD32(val,0, 4) |
|
#define | TMS570_ADC_CLOCKCR_PS_GET(reg) BSP_FLD32GET(reg,0, 4) |
|
#define | TMS570_ADC_CLOCKCR_PS_SET(reg, val) BSP_FLD32SET(reg, val,0, 4) |
|
#define | TMS570_ADC_CALCR_SELF_TEST BSP_BIT32(24) |
|
#define | TMS570_ADC_CALCR_CAL_ST BSP_BIT32(16) |
|
#define | TMS570_ADC_CALCR_BRIDGE_EN BSP_BIT32(9) |
|
#define | TMS570_ADC_CALCR_HILO BSP_BIT32(8) |
|
#define | TMS570_ADC_CALCR_CAL_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_GxMODECR_No_Reset_on_ChnSel BSP_BIT32(16) |
|
#define | TMS570_ADC_GxMODECR_EV_DATA_FMT(val) BSP_FLD32(val,8, 9) |
|
#define | TMS570_ADC_GxMODECR_EV_DATA_FMT_GET(reg) BSP_FLD32GET(reg,8, 9) |
|
#define | TMS570_ADC_GxMODECR_EV_DATA_FMT_SET(reg, val) BSP_FLD32SET(reg, val,8, 9) |
|
#define | TMS570_ADC_EVSRC_EV_EDG_BOTH BSP_BIT32(4) |
|
#define | TMS570_ADC_EVSRC_EV_EDG_SEL BSP_BIT32(3) |
|
#define | TMS570_ADC_EVSRC_EV_SRC(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_EVSRC_EV_SRC_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_EVSRC_EV_SRC_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_G1SRC_GI_EDG_BOTH BSP_BIT32(4) |
|
#define | TMS570_ADC_G1SRC_G1_EDG_SEL BSP_BIT32(3) |
|
#define | TMS570_ADC_G1SRC_G1_SRC(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_G1SRC_G1_SRC_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_G1SRC_G1_SRC_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_G2SRC_G2_EDG_BOTH BSP_BIT32(4) |
|
#define | TMS570_ADC_G2SRC_G2_EDG_SEL BSP_BIT32(3) |
|
#define | TMS570_ADC_G2SRC_G2_SRC(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_G2SRC_G2_SRC_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_G2SRC_G2_SRC_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_GxINTENA_EV_END_INT_EN BSP_BIT32(3) |
|
#define | TMS570_ADC_GxINTENA_EV_OVR_INT_EN BSP_BIT32(1) |
|
#define | TMS570_ADC_GxINTENA_EV_THR_INT_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_GxINTFLG_EV_END BSP_BIT32(3) |
|
#define | TMS570_ADC_GxINTFLG_EV_MEM_EMPTY BSP_BIT32(2) |
|
#define | TMS570_ADC_GxINTFLG_EV_MEM_OVERRUN BSP_BIT32(1) |
|
#define | TMS570_ADC_GxINTFLG_EV_THR_INT_FLG BSP_BIT32(0) |
|
#define | TMS570_ADC_GxINTCR_Sign_Extension(val) BSP_FLD32(val,9, 15) |
|
#define | TMS570_ADC_GxINTCR_Sign_Extension_GET(reg) BSP_FLD32GET(reg,9, 15) |
|
#define | TMS570_ADC_GxINTCR_Sign_Extension_SET(reg, val) BSP_FLD32SET(reg, val,9, 15) |
|
#define | TMS570_ADC_GxINTCR_EV_THR(val) BSP_FLD32(val,0, 8) |
|
#define | TMS570_ADC_GxINTCR_EV_THR_GET(reg) BSP_FLD32GET(reg,0, 8) |
|
#define | TMS570_ADC_GxINTCR_EV_THR_SET(reg, val) BSP_FLD32SET(reg, val,0, 8) |
|
#define | TMS570_ADC_EVDMACR_EV_BLOCKS(val) BSP_FLD32(val,16, 24) |
|
#define | TMS570_ADC_EVDMACR_EV_BLOCKS_GET(reg) BSP_FLD32GET(reg,16, 24) |
|
#define | TMS570_ADC_EVDMACR_EV_BLOCKS_SET(reg, val) BSP_FLD32SET(reg, val,16, 24) |
|
#define | TMS570_ADC_EVDMACR_DMA_EV_END BSP_BIT32(3) |
|
#define | TMS570_ADC_EVDMACR_EV_BLK_XFER BSP_BIT32(2) |
|
#define | TMS570_ADC_EVDMACR_EV_DMA_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_G1DMACR_G1_BLOCKS(val) BSP_FLD32(val,16, 24) |
|
#define | TMS570_ADC_G1DMACR_G1_BLOCKS_GET(reg) BSP_FLD32GET(reg,16, 24) |
|
#define | TMS570_ADC_G1DMACR_G1_BLOCKS_SET(reg, val) BSP_FLD32SET(reg, val,16, 24) |
|
#define | TMS570_ADC_G1DMACR_DMA_G1_END BSP_BIT32(3) |
|
#define | TMS570_ADC_G1DMACR_G1_BLK_XFER BSP_BIT32(2) |
|
#define | TMS570_ADC_G1DMACR_G1_DMA_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_G2DMACR_G2_BLOCKS(val) BSP_FLD32(val,16, 24) |
|
#define | TMS570_ADC_G2DMACR_G2_BLOCKS_GET(reg) BSP_FLD32GET(reg,16, 24) |
|
#define | TMS570_ADC_G2DMACR_G2_BLOCKS_SET(reg, val) BSP_FLD32SET(reg, val,16, 24) |
|
#define | TMS570_ADC_G2DMACR_DMA_G2_END BSP_BIT32(3) |
|
#define | TMS570_ADC_G2DMACR_G2_BLK_XFER BSP_BIT32(2) |
|
#define | TMS570_ADC_G2DMACR_G2_DMA_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_BNDCR_BNDA(val) BSP_FLD32(val,16, 24) |
|
#define | TMS570_ADC_BNDCR_BNDA_GET(reg) BSP_FLD32GET(reg,16, 24) |
|
#define | TMS570_ADC_BNDCR_BNDA_SET(reg, val) BSP_FLD32SET(reg, val,16, 24) |
|
#define | TMS570_ADC_BNDCR_BNDB(val) BSP_FLD32(val,0, 8) |
|
#define | TMS570_ADC_BNDCR_BNDB_GET(reg) BSP_FLD32GET(reg,0, 8) |
|
#define | TMS570_ADC_BNDCR_BNDB_SET(reg, val) BSP_FLD32SET(reg, val,0, 8) |
|
#define | TMS570_ADC_BNDEND_BUF_INIT_ACTIVE BSP_BIT32(16) |
|
#define | TMS570_ADC_BNDEND_BNDEND(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_BNDEND_BNDEND_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_BNDEND_BNDEND_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_EVSAMP_EV_ACQ(val) BSP_FLD32(val,0, 11) |
|
#define | TMS570_ADC_EVSAMP_EV_ACQ_GET(reg) BSP_FLD32GET(reg,0, 11) |
|
#define | TMS570_ADC_EVSAMP_EV_ACQ_SET(reg, val) BSP_FLD32SET(reg, val,0, 11) |
|
#define | TMS570_ADC_G1SAMP_G1_ACQ(val) BSP_FLD32(val,0, 11) |
|
#define | TMS570_ADC_G1SAMP_G1_ACQ_GET(reg) BSP_FLD32GET(reg,0, 11) |
|
#define | TMS570_ADC_G1SAMP_G1_ACQ_SET(reg, val) BSP_FLD32SET(reg, val,0, 11) |
|
#define | TMS570_ADC_G2SAMP_G2_ACQ(val) BSP_FLD32(val,0, 11) |
|
#define | TMS570_ADC_G2SAMP_G2_ACQ_GET(reg) BSP_FLD32GET(reg,0, 11) |
|
#define | TMS570_ADC_G2SAMP_G2_ACQ_SET(reg, val) BSP_FLD32SET(reg, val,0, 11) |
|
#define | TMS570_ADC_EVSR_EV_MEM_EMPTY BSP_BIT32(3) |
|
#define | TMS570_ADC_EVSR_EV_BUSY BSP_BIT32(2) |
|
#define | TMS570_ADC_EVSR_EV_STOP BSP_BIT32(1) |
|
#define | TMS570_ADC_EVSR_EV_END BSP_BIT32(0) |
|
#define | TMS570_ADC_G1SR_G1_MEM_EMPTY BSP_BIT32(3) |
|
#define | TMS570_ADC_G1SR_G1_BUSY BSP_BIT32(2) |
|
#define | TMS570_ADC_G1SR_G1_STOP BSP_BIT32(1) |
|
#define | TMS570_ADC_G1SR_G1_END BSP_BIT32(0) |
|
#define | TMS570_ADC_G2SR_G2_MEM_EMPTY BSP_BIT32(3) |
|
#define | TMS570_ADC_G2SR_G2_BUSY BSP_BIT32(2) |
|
#define | TMS570_ADC_G2SR_G2_STOP BSP_BIT32(1) |
|
#define | TMS570_ADC_G2SR_G2_END BSP_BIT32(0) |
|
#define | TMS570_ADC_GxSEL_EV_SEL(val) BSP_FLD32(val,0, 15) |
|
#define | TMS570_ADC_GxSEL_EV_SEL_GET(reg) BSP_FLD32GET(reg,0, 15) |
|
#define | TMS570_ADC_GxSEL_EV_SEL_SET(reg, val) BSP_FLD32SET(reg, val,0, 15) |
|
#define | TMS570_ADC_CALR_ADCALR(val) BSP_FLD32(val,0, 11) |
|
#define | TMS570_ADC_CALR_ADCALR_GET(reg) BSP_FLD32GET(reg,0, 11) |
|
#define | TMS570_ADC_CALR_ADCALR_SET(reg, val) BSP_FLD32SET(reg, val,0, 11) |
|
#define | TMS570_ADC_SMSTATE_LAST_CONV(val) BSP_FLD32(val,0, 23) |
|
#define | TMS570_ADC_SMSTATE_LAST_CONV_GET(reg) BSP_FLD32GET(reg,0, 23) |
|
#define | TMS570_ADC_SMSTATE_LAST_CONV_SET(reg, val) BSP_FLD32SET(reg, val,0, 23) |
|
#define | TMS570_ADC_LASTCONV_LAST_CONV(val) BSP_FLD32(val,0, 23) |
|
#define | TMS570_ADC_LASTCONV_LAST_CONV_GET(reg) BSP_FLD32GET(reg,0, 23) |
|
#define | TMS570_ADC_LASTCONV_LAST_CONV_SET(reg, val) BSP_FLD32SET(reg, val,0, 23) |
|
#define | TMS570_ADC_GxBUF_ADEVT_DIR BSP_BIT32(0) |
|
#define | TMS570_ADC_EVEMUBUFFER_ADEVT_DIR BSP_BIT32(0) |
|
#define | TMS570_ADC_G1EMUBUFFER_ADEVT_DIR BSP_BIT32(0) |
|
#define | TMS570_ADC_G2EMUBUFFER_ADEVT_DIR BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTDIR_ADEVT_DIR BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTOUT_ADEVT_OUT BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTIN_ADEVT_IN BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTSET_ADEVT_SET BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTCLR_ADEVT_CLR BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTPDR_ADEVT_PDR BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTPDIS_ADEVT_PDIS BSP_BIT32(0) |
|
#define | TMS570_ADC_EVTPSEL_ADEVT_PSEL BSP_BIT32(0) |
|
#define | TMS570_ADC_EVSAMPDISEN_EV_SAMP_DIS_CYC(val) BSP_FLD32(val,8, 15) |
|
#define | TMS570_ADC_EVSAMPDISEN_EV_SAMP_DIS_CYC_GET(reg) BSP_FLD32GET(reg,8, 15) |
|
#define | TMS570_ADC_EVSAMPDISEN_EV_SAMP_DIS_CYC_SET(reg, val) BSP_FLD32SET(reg, val,8, 15) |
|
#define | TMS570_ADC_EVSAMPDISEN_EV_SAMP_DIS_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_G1SAMPDISEN_G1_SAMP_DIS_CYC(val) BSP_FLD32(val,8, 15) |
|
#define | TMS570_ADC_G1SAMPDISEN_G1_SAMP_DIS_CYC_GET(reg) BSP_FLD32GET(reg,8, 15) |
|
#define | TMS570_ADC_G1SAMPDISEN_G1_SAMP_DIS_CYC_SET(reg, val) BSP_FLD32SET(reg, val,8, 15) |
|
#define | TMS570_ADC_G1SAMPDISEN_G1_SAMP_DIS_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_G2SAMPDISEN_G2_SAMP_DIS_CYC(val) BSP_FLD32(val,8, 15) |
|
#define | TMS570_ADC_G2SAMPDISEN_G2_SAMP_DIS_CYC_GET(reg) BSP_FLD32GET(reg,8, 15) |
|
#define | TMS570_ADC_G2SAMPDISEN_G2_SAMP_DIS_CYC_SET(reg, val) BSP_FLD32SET(reg, val,8, 15) |
|
#define | TMS570_ADC_G2SAMPDISEN_G2_SAMP_DIS_EN BSP_BIT32(0) |
|
#define | TMS570_ADC_MAGINTCRx_MAG_CHID2(val) BSP_FLD32(val,26, 30) |
|
#define | TMS570_ADC_MAGINTCRx_MAG_CHID2_GET(reg) BSP_FLD32GET(reg,26, 30) |
|
#define | TMS570_ADC_MAGINTCRx_MAG_CHID2_SET(reg, val) BSP_FLD32SET(reg, val,26, 30) |
|
#define | TMS570_ADC_MAGINTCRx_MAG_THR2(val) BSP_FLD32(val,16, 25) |
|
#define | TMS570_ADC_MAGINTCRx_MAG_THR2_GET(reg) BSP_FLD32GET(reg,16, 25) |
|
#define | TMS570_ADC_MAGINTCRx_MAG_THR2_SET(reg, val) BSP_FLD32SET(reg, val,16, 25) |
|
#define | TMS570_ADC_MAGINTCRx_COMP_CHID2(val) BSP_FLD32(val,8, 12) |
|
#define | TMS570_ADC_MAGINTCRx_COMP_CHID2_GET(reg) BSP_FLD32GET(reg,8, 12) |
|
#define | TMS570_ADC_MAGINTCRx_COMP_CHID2_SET(reg, val) BSP_FLD32SET(reg, val,8, 12) |
|
#define | TMS570_ADC_MAGINTCRx_CHN_THR_COMP2 BSP_BIT32(1) |
|
#define | TMS570_ADC_MAGINTCRx_CMP_GE_LT2 BSP_BIT32(0) |
|
#define | TMS570_ADC_MAGINTxMASK_MAG_INT0_MASK(val) BSP_FLD32(val,0, 9) |
|
#define | TMS570_ADC_MAGINTxMASK_MAG_INT0_MASK_GET(reg) BSP_FLD32GET(reg,0, 9) |
|
#define | TMS570_ADC_MAGINTxMASK_MAG_INT0_MASK_SET(reg, val) BSP_FLD32SET(reg, val,0, 9) |
|
#define | TMS570_ADC_MAGTHRINTENASET_MAG_INT_ENA_SET(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTENASET_MAG_INT_ENA_SET_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTENASET_MAG_INT_ENA_SET_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTENACLR_MAG_INT_ENA_CLR(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTENACLR_MAG_INT_ENA_CLR_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTENACLR_MAG_INT_ENA_CLR_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTFLG_MAG_INT_FLG(val) BSP_FLD32(val,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTFLG_MAG_INT_FLG_GET(reg) BSP_FLD32GET(reg,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTFLG_MAG_INT_FLG_SET(reg, val) BSP_FLD32SET(reg, val,0, 2) |
|
#define | TMS570_ADC_MAGTHRINTOFFSET_MAG_INT_OFF(val) BSP_FLD32(val,0, 3) |
|
#define | TMS570_ADC_MAGTHRINTOFFSET_MAG_INT_OFF_GET(reg) BSP_FLD32GET(reg,0, 3) |
|
#define | TMS570_ADC_MAGTHRINTOFFSET_MAG_INT_OFF_SET(reg, val) BSP_FLD32SET(reg, val,0, 3) |
|
#define | TMS570_ADC_GxFIFORESETCR_EV_FIFO_RESET BSP_BIT32(0) |
|
#define | TMS570_ADC_EVRAMWRADDR_G1_RAM_ADDR(val) BSP_FLD32(val,0, 8) |
|
#define | TMS570_ADC_EVRAMWRADDR_G1_RAM_ADDR_GET(reg) BSP_FLD32GET(reg,0, 8) |
|
#define | TMS570_ADC_EVRAMWRADDR_G1_RAM_ADDR_SET(reg, val) BSP_FLD32SET(reg, val,0, 8) |
|
#define | TMS570_ADC_G1RAMWRADDR_G1_RAM_ADDR(val) BSP_FLD32(val,0, 8) |
|
#define | TMS570_ADC_G1RAMWRADDR_G1_RAM_ADDR_GET(reg) BSP_FLD32GET(reg,0, 8) |
|
#define | TMS570_ADC_G1RAMWRADDR_G1_RAM_ADDR_SET(reg, val) BSP_FLD32SET(reg, val,0, 8) |
|
#define | TMS570_ADC_G2RAMWRADDR_G2_RAM_ADDR(val) BSP_FLD32(val,0, 8) |
|
#define | TMS570_ADC_G2RAMWRADDR_G2_RAM_ADDR_GET(reg) BSP_FLD32GET(reg,0, 8) |
|
#define | TMS570_ADC_G2RAMWRADDR_G2_RAM_ADDR_SET(reg, val) BSP_FLD32SET(reg, val,0, 8) |
|
#define | TMS570_ADC_PARCR_TEST BSP_BIT32(8) |
|
#define | TMS570_ADC_PARCR_PARITY_ENA(val) BSP_FLD32(val,0, 3) |
|
#define | TMS570_ADC_PARCR_PARITY_ENA_GET(reg) BSP_FLD32GET(reg,0, 3) |
|
#define | TMS570_ADC_PARCR_PARITY_ENA_SET(reg, val) BSP_FLD32SET(reg, val,0, 3) |
|
#define | TMS570_ADC_PARADDR_ERROR_ADDRESS(val) BSP_FLD32(val,2, 11) |
|
#define | TMS570_ADC_PARADDR_ERROR_ADDRESS_GET(reg) BSP_FLD32GET(reg,2, 11) |
|
#define | TMS570_ADC_PARADDR_ERROR_ADDRESS_SET(reg, val) BSP_FLD32SET(reg, val,2, 11) |
|
#define | TMS570_ADC_PWRUPDLYCTRL_PWRUP_DLY(val) BSP_FLD32(val,0, 9) |
|
#define | TMS570_ADC_PWRUPDLYCTRL_PWRUP_DLY_GET(reg) BSP_FLD32GET(reg,0, 9) |
|
#define | TMS570_ADC_PWRUPDLYCTRL_PWRUP_DLY_SET(reg, val) BSP_FLD32SET(reg, val,0, 9) |
|