RTEMS 6.1-rc4
Loading...
Searching...
No Matches
Macros
L2C Flush (Memory address) register (L2CFMA)

This group contains register bit definitions. More...

Macros

#define L2CACHE_L2CFMA_ADDR_SHIFT   5
 
#define L2CACHE_L2CFMA_ADDR_MASK   0xffffffe0U
 
#define L2CACHE_L2CFMA_ADDR_GET(_reg)
 
#define L2CACHE_L2CFMA_ADDR_SET(_reg, _val)
 
#define L2CACHE_L2CFMA_ADDR(_val)
 
#define L2CACHE_L2CFMA_DI   0x8U
 
#define L2CACHE_L2CFMA_FMODE_SHIFT   0
 
#define L2CACHE_L2CFMA_FMODE_MASK   0x7U
 
#define L2CACHE_L2CFMA_FMODE_GET(_reg)
 
#define L2CACHE_L2CFMA_FMODE_SET(_reg, _val)
 
#define L2CACHE_L2CFMA_FMODE(_val)
 

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ L2CACHE_L2CFMA_ADDR

#define L2CACHE_L2CFMA_ADDR (   _val)
Value:
( ( ( _val ) << L2CACHE_L2CFMA_ADDR_SHIFT ) & \
L2CACHE_L2CFMA_ADDR_MASK )

◆ L2CACHE_L2CFMA_ADDR_GET

#define L2CACHE_L2CFMA_ADDR_GET (   _reg)
Value:
( ( ( _reg ) & L2CACHE_L2CFMA_ADDR_MASK ) >> \
L2CACHE_L2CFMA_ADDR_SHIFT )

◆ L2CACHE_L2CFMA_ADDR_SET

#define L2CACHE_L2CFMA_ADDR_SET (   _reg,
  _val 
)
Value:
( ( ( _reg ) & ~L2CACHE_L2CFMA_ADDR_MASK ) | \
( ( ( _val ) << L2CACHE_L2CFMA_ADDR_SHIFT ) & \
L2CACHE_L2CFMA_ADDR_MASK ) )

◆ L2CACHE_L2CFMA_FMODE

#define L2CACHE_L2CFMA_FMODE (   _val)
Value:
( ( ( _val ) << L2CACHE_L2CFMA_FMODE_SHIFT ) & \
L2CACHE_L2CFMA_FMODE_MASK )

◆ L2CACHE_L2CFMA_FMODE_GET

#define L2CACHE_L2CFMA_FMODE_GET (   _reg)
Value:
( ( ( _reg ) & L2CACHE_L2CFMA_FMODE_MASK ) >> \
L2CACHE_L2CFMA_FMODE_SHIFT )

◆ L2CACHE_L2CFMA_FMODE_SET

#define L2CACHE_L2CFMA_FMODE_SET (   _reg,
  _val 
)
Value:
( ( ( _reg ) & ~L2CACHE_L2CFMA_FMODE_MASK ) | \
( ( ( _val ) << L2CACHE_L2CFMA_FMODE_SHIFT ) & \
L2CACHE_L2CFMA_FMODE_MASK ) )