|
#define | FRAME_LINK_SPACE 8 |
|
#define | SRR0_FRAME_OFFSET FRAME_LINK_SPACE |
|
#define | SRR1_FRAME_OFFSET (SRR0_FRAME_OFFSET + PPC_REG_SIZE) |
|
#define | EXCEPTION_NUMBER_OFFSET (SRR1_FRAME_OFFSET + PPC_REG_SIZE) |
|
#define | PPC_EXC_INTERRUPT_ENTRY_INSTANT_OFFSET (EXCEPTION_NUMBER_OFFSET + 4) |
|
#define | EXC_CR_OFFSET (EXCEPTION_NUMBER_OFFSET + 8) |
|
#define | EXC_XER_OFFSET (EXC_CR_OFFSET + 4) |
|
#define | EXC_CTR_OFFSET (EXC_XER_OFFSET + 4) |
|
#define | EXC_LR_OFFSET (EXC_CTR_OFFSET + PPC_REG_SIZE) |
|
#define | PPC_EXC_INTERRUPT_FRAME_OFFSET (EXC_LR_OFFSET + PPC_REG_SIZE) |
|
#define | PPC_EXC_GPR_OFFSET(gpr) ((gpr) * PPC_GPR_SIZE + PPC_EXC_INTERRUPT_FRAME_OFFSET + PPC_REG_SIZE) |
|
#define | PPC_EXC_GPR3_PROLOGUE_OFFSET PPC_EXC_GPR_OFFSET(3) |
|
#define | PPC_EXC_FRAME_SIZE PPC_EXC_GPR_OFFSET(33) |
|
#define | CPU_INTERRUPT_FRAME_SIZE (PPC_EXC_GPR_OFFSET(13) + PPC_STACK_RED_ZONE_SIZE) |
|
#define | GPR0_OFFSET PPC_EXC_GPR_OFFSET(0) |
|
#define | GPR1_OFFSET PPC_EXC_GPR_OFFSET(1) |
|
#define | GPR2_OFFSET PPC_EXC_GPR_OFFSET(2) |
|
#define | GPR3_OFFSET PPC_EXC_GPR_OFFSET(3) |
|
#define | GPR4_OFFSET PPC_EXC_GPR_OFFSET(4) |
|
#define | GPR5_OFFSET PPC_EXC_GPR_OFFSET(5) |
|
#define | GPR6_OFFSET PPC_EXC_GPR_OFFSET(6) |
|
#define | GPR7_OFFSET PPC_EXC_GPR_OFFSET(7) |
|
#define | GPR8_OFFSET PPC_EXC_GPR_OFFSET(8) |
|
#define | GPR9_OFFSET PPC_EXC_GPR_OFFSET(9) |
|
#define | GPR10_OFFSET PPC_EXC_GPR_OFFSET(10) |
|
#define | GPR11_OFFSET PPC_EXC_GPR_OFFSET(11) |
|
#define | GPR12_OFFSET PPC_EXC_GPR_OFFSET(12) |
|
#define | GPR13_OFFSET PPC_EXC_GPR_OFFSET(13) |
|
#define | GPR14_OFFSET PPC_EXC_GPR_OFFSET(14) |
|
#define | GPR15_OFFSET PPC_EXC_GPR_OFFSET(15) |
|
#define | GPR16_OFFSET PPC_EXC_GPR_OFFSET(16) |
|
#define | GPR17_OFFSET PPC_EXC_GPR_OFFSET(17) |
|
#define | GPR18_OFFSET PPC_EXC_GPR_OFFSET(18) |
|
#define | GPR19_OFFSET PPC_EXC_GPR_OFFSET(19) |
|
#define | GPR20_OFFSET PPC_EXC_GPR_OFFSET(20) |
|
#define | GPR21_OFFSET PPC_EXC_GPR_OFFSET(21) |
|
#define | GPR22_OFFSET PPC_EXC_GPR_OFFSET(22) |
|
#define | GPR23_OFFSET PPC_EXC_GPR_OFFSET(23) |
|
#define | GPR24_OFFSET PPC_EXC_GPR_OFFSET(24) |
|
#define | GPR25_OFFSET PPC_EXC_GPR_OFFSET(25) |
|
#define | GPR26_OFFSET PPC_EXC_GPR_OFFSET(26) |
|
#define | GPR27_OFFSET PPC_EXC_GPR_OFFSET(27) |
|
#define | GPR28_OFFSET PPC_EXC_GPR_OFFSET(28) |
|
#define | GPR29_OFFSET PPC_EXC_GPR_OFFSET(29) |
|
#define | GPR30_OFFSET PPC_EXC_GPR_OFFSET(30) |
|
#define | GPR31_OFFSET PPC_EXC_GPR_OFFSET(31) |
|
#define | CPU_PER_CPU_CONTROL_SIZE 0 |
|
#define | CPU_THREAD_LOCAL_STORAGE_VARIANT 10 |
|
PowerPC Architecture Support.
PowerPC CPU Department Source.
PowerPc MSR and Registers Access Definitions.
This file contains some powerpc MSR and registers access definitions.
COPYRIGHT (c) 2016. On-Line Applications Research Corporation (OAR).
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:
- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.