|
#define | LPUART1_BASE (0x40184000u) |
|
#define | LPUART1 ((LPUART_Type *)LPUART1_BASE) |
|
#define | LPUART2_BASE (0x40188000u) |
|
#define | LPUART2 ((LPUART_Type *)LPUART2_BASE) |
|
#define | LPUART3_BASE (0x4018C000u) |
|
#define | LPUART3 ((LPUART_Type *)LPUART3_BASE) |
|
#define | LPUART4_BASE (0x40190000u) |
|
#define | LPUART4 ((LPUART_Type *)LPUART4_BASE) |
|
#define | LPUART5_BASE (0x40194000u) |
|
#define | LPUART5 ((LPUART_Type *)LPUART5_BASE) |
|
#define | LPUART6_BASE (0x40198000u) |
|
#define | LPUART6 ((LPUART_Type *)LPUART6_BASE) |
|
#define | LPUART7_BASE (0x4019C000u) |
|
#define | LPUART7 ((LPUART_Type *)LPUART7_BASE) |
|
#define | LPUART8_BASE (0x401A0000u) |
|
#define | LPUART8 ((LPUART_Type *)LPUART8_BASE) |
|
#define | LPUART_BASE_ADDRS { 0u, LPUART1_BASE, LPUART2_BASE, LPUART3_BASE, LPUART4_BASE, LPUART5_BASE, LPUART6_BASE, LPUART7_BASE, LPUART8_BASE } |
|
#define | LPUART_BASE_PTRS { (LPUART_Type *)0u, LPUART1, LPUART2, LPUART3, LPUART4, LPUART5, LPUART6, LPUART7, LPUART8 } |
|
#define | LPUART_RX_TX_IRQS { NotAvail_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPUART4_IRQn, LPUART5_IRQn, LPUART6_IRQn, LPUART7_IRQn, LPUART8_IRQn } |
|
#define | LPUART1_BASE (0x4007C000u) |
|
#define | LPUART1 ((LPUART_Type *)LPUART1_BASE) |
|
#define | LPUART2_BASE (0x40080000u) |
|
#define | LPUART2 ((LPUART_Type *)LPUART2_BASE) |
|
#define | LPUART3_BASE (0x40084000u) |
|
#define | LPUART3 ((LPUART_Type *)LPUART3_BASE) |
|
#define | LPUART4_BASE (0x40088000u) |
|
#define | LPUART4 ((LPUART_Type *)LPUART4_BASE) |
|
#define | LPUART5_BASE (0x4008C000u) |
|
#define | LPUART5 ((LPUART_Type *)LPUART5_BASE) |
|
#define | LPUART6_BASE (0x40090000u) |
|
#define | LPUART6 ((LPUART_Type *)LPUART6_BASE) |
|
#define | LPUART7_BASE (0x40094000u) |
|
#define | LPUART7 ((LPUART_Type *)LPUART7_BASE) |
|
#define | LPUART8_BASE (0x40098000u) |
|
#define | LPUART8 ((LPUART_Type *)LPUART8_BASE) |
|
#define | LPUART9_BASE (0x4009C000u) |
|
#define | LPUART9 ((LPUART_Type *)LPUART9_BASE) |
|
#define | LPUART10_BASE (0x400A0000u) |
|
#define | LPUART10 ((LPUART_Type *)LPUART10_BASE) |
|
#define | LPUART11_BASE (0x40C24000u) |
|
#define | LPUART11 ((LPUART_Type *)LPUART11_BASE) |
|
#define | LPUART12_BASE (0x40C28000u) |
|
#define | LPUART12 ((LPUART_Type *)LPUART12_BASE) |
|
#define | LPUART_BASE_ADDRS { 0u, LPUART1_BASE, LPUART2_BASE, LPUART3_BASE, LPUART4_BASE, LPUART5_BASE, LPUART6_BASE, LPUART7_BASE, LPUART8_BASE, LPUART9_BASE, LPUART10_BASE, LPUART11_BASE, LPUART12_BASE } |
|
#define | LPUART_BASE_PTRS { (LPUART_Type *)0u, LPUART1, LPUART2, LPUART3, LPUART4, LPUART5, LPUART6, LPUART7, LPUART8, LPUART9, LPUART10, LPUART11, LPUART12 } |
|
#define | LPUART_RX_TX_IRQS { NotAvail_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPUART4_IRQn, LPUART5_IRQn, LPUART6_IRQn, LPUART7_IRQn, LPUART8_IRQn, LPUART9_IRQn, LPUART10_IRQn, LPUART11_IRQn, LPUART12_IRQn } |
|
#define | LPUART1_BASE (0x4007C000u) |
|
#define | LPUART1 ((LPUART_Type *)LPUART1_BASE) |
|
#define | LPUART2_BASE (0x40080000u) |
|
#define | LPUART2 ((LPUART_Type *)LPUART2_BASE) |
|
#define | LPUART3_BASE (0x40084000u) |
|
#define | LPUART3 ((LPUART_Type *)LPUART3_BASE) |
|
#define | LPUART4_BASE (0x40088000u) |
|
#define | LPUART4 ((LPUART_Type *)LPUART4_BASE) |
|
#define | LPUART5_BASE (0x4008C000u) |
|
#define | LPUART5 ((LPUART_Type *)LPUART5_BASE) |
|
#define | LPUART6_BASE (0x40090000u) |
|
#define | LPUART6 ((LPUART_Type *)LPUART6_BASE) |
|
#define | LPUART7_BASE (0x40094000u) |
|
#define | LPUART7 ((LPUART_Type *)LPUART7_BASE) |
|
#define | LPUART8_BASE (0x40098000u) |
|
#define | LPUART8 ((LPUART_Type *)LPUART8_BASE) |
|
#define | LPUART9_BASE (0x4009C000u) |
|
#define | LPUART9 ((LPUART_Type *)LPUART9_BASE) |
|
#define | LPUART10_BASE (0x400A0000u) |
|
#define | LPUART10 ((LPUART_Type *)LPUART10_BASE) |
|
#define | LPUART11_BASE (0x40C24000u) |
|
#define | LPUART11 ((LPUART_Type *)LPUART11_BASE) |
|
#define | LPUART12_BASE (0x40C28000u) |
|
#define | LPUART12 ((LPUART_Type *)LPUART12_BASE) |
|
#define | LPUART_BASE_ADDRS { 0u, LPUART1_BASE, LPUART2_BASE, LPUART3_BASE, LPUART4_BASE, LPUART5_BASE, LPUART6_BASE, LPUART7_BASE, LPUART8_BASE, LPUART9_BASE, LPUART10_BASE, LPUART11_BASE, LPUART12_BASE } |
|
#define | LPUART_BASE_PTRS { (LPUART_Type *)0u, LPUART1, LPUART2, LPUART3, LPUART4, LPUART5, LPUART6, LPUART7, LPUART8, LPUART9, LPUART10, LPUART11, LPUART12 } |
|
#define | LPUART_RX_TX_IRQS { NotAvail_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPUART4_IRQn, LPUART5_IRQn, LPUART6_IRQn, LPUART7_IRQn, LPUART8_IRQn, LPUART9_IRQn, LPUART10_IRQn, LPUART11_IRQn, LPUART12_IRQn } |
|