|
#define | GRSPWROUTER_PCTRL_RD_SHIFT 24 |
|
#define | GRSPWROUTER_PCTRL_RD_MASK 0xff000000U |
|
#define | GRSPWROUTER_PCTRL_RD_GET(_reg) |
|
#define | GRSPWROUTER_PCTRL_RD_SET(_reg, _val) |
|
#define | GRSPWROUTER_PCTRL_RD(_val) |
|
#define | GRSPWROUTER_PCTRL_RES_SHIFT 22 |
|
#define | GRSPWROUTER_PCTRL_RES_MASK 0xc00000U |
|
#define | GRSPWROUTER_PCTRL_RES_GET(_reg) |
|
#define | GRSPWROUTER_PCTRL_RES_SET(_reg, _val) |
|
#define | GRSPWROUTER_PCTRL_RES(_val) |
|
#define | GRSPWROUTER_PCTRL_ST 0x200000U |
|
#define | GRSPWROUTER_PCTRL_SR 0x100000U |
|
#define | GRSPWROUTER_PCTRL_AD 0x80000U |
|
#define | GRSPWROUTER_PCTRL_LR 0x40000U |
|
#define | GRSPWROUTER_PCTRL_PL 0x20000U |
|
#define | GRSPWROUTER_PCTRL_TS 0x10000U |
|
#define | GRSPWROUTER_PCTRL_IC 0x8000U |
|
#define | GRSPWROUTER_PCTRL_ET 0x4000U |
|
#define | GRSPWROUTER_PCTRL_NF 0x2000U |
|
#define | GRSPWROUTER_PCTRL_PS 0x1000U |
|
#define | GRSPWROUTER_PCTRL_BE 0x800U |
|
#define | GRSPWROUTER_PCTRL_DI 0x400U |
|
#define | GRSPWROUTER_PCTRL_TR 0x200U |
|
#define | GRSPWROUTER_PCTRL_PR 0x100U |
|
#define | GRSPWROUTER_PCTRL_TF 0x80U |
|
#define | GRSPWROUTER_PCTRL_RS 0x40U |
|
#define | GRSPWROUTER_PCTRL_TE 0x20U |
|
#define | GRSPWROUTER_PCTRL_R 0x10U |
|
#define | GRSPWROUTER_PCTRL_CE 0x8U |
|
#define | GRSPWROUTER_PCTRL_AS 0x4U |
|
#define | GRSPWROUTER_PCTRL_LS 0x2U |
|
#define | GRSPWROUTER_PCTRL_LD 0x1U |
|
This group contains register bit definitions.