![]() |
RTEMS 7.0-rc1
|
Type definitions for the Debug Identification Block Registers. More...
Modules | |
| Core register bit field macros | |
| Macros for use with bit field definitions (xxx_Pos, xxx_Msk). | |
Type definitions for the Debug Identification Block Registers.
| #define DIB_DAUTHSTATUS_NSID_Msk (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/) |
DIB DAUTHSTATUS: Non-secure Invasive Debug Mask
| #define DIB_DAUTHSTATUS_NSID_Pos 0U |
DIB DAUTHSTATUS: Non-secure Invasive Debug Position
| #define DIB_DAUTHSTATUS_NSNID_Msk (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos ) |
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask
| #define DIB_DAUTHSTATUS_NSNID_Pos 2U |
DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position
| #define DIB_DAUTHSTATUS_SID_Msk (0x3UL << DIB_DAUTHSTATUS_SID_Pos ) |
DIB DAUTHSTATUS: Secure Invasive Debug Mask
| #define DIB_DAUTHSTATUS_SID_Pos 4U |
DIB DAUTHSTATUS: Secure Invasive Debug Position
| #define DIB_DAUTHSTATUS_SNID_Msk (0x3UL << DIB_DAUTHSTATUS_SNID_Pos ) |
DIB DAUTHSTATUS: Secure Non-invasive Debug Mask
| #define DIB_DAUTHSTATUS_SNID_Pos 6U |
DIB DAUTHSTATUS: Secure Non-invasive Debug Position
| #define DIB_DDEVARCH_ARCHITECT_Msk (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos ) |
DIB DDEVARCH: Architect Mask
| #define DIB_DDEVARCH_ARCHITECT_Pos 21U |
DIB DDEVARCH: Architect Position
| #define DIB_DDEVARCH_ARCHPART_Msk (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/) |
DIB DDEVARCH: Architecture Part Mask
| #define DIB_DDEVARCH_ARCHPART_Pos 0U |
DIB DDEVARCH: Architecture Part Position
| #define DIB_DDEVARCH_ARCHVER_Msk (0xFUL << DIB_DDEVARCH_ARCHVER_Pos ) |
DIB DDEVARCH: Architecture Version Mask
| #define DIB_DDEVARCH_ARCHVER_Pos 12U |
DIB DDEVARCH: Architecture Version Position
| #define DIB_DDEVARCH_PRESENT_Msk (0x1FUL << DIB_DDEVARCH_PRESENT_Pos ) |
DIB DDEVARCH: DEVARCH Present Mask
| #define DIB_DDEVARCH_PRESENT_Pos 20U |
DIB DDEVARCH: DEVARCH Present Position
| #define DIB_DDEVARCH_REVISION_Msk (0xFUL << DIB_DDEVARCH_REVISION_Pos ) |
DIB DDEVARCH: Revision Mask
| #define DIB_DDEVARCH_REVISION_Pos 16U |
DIB DDEVARCH: Revision Position
| #define DIB_DDEVTYPE_MAJOR_Msk (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/) |
DIB DDEVTYPE: Major type Mask
| #define DIB_DDEVTYPE_MAJOR_Pos 0U |
DIB DDEVTYPE: Major type Position
| #define DIB_DDEVTYPE_SUB_Msk (0xFUL << DIB_DDEVTYPE_SUB_Pos ) |
DIB DDEVTYPE: Sub-type Mask
| #define DIB_DDEVTYPE_SUB_Pos 4U |
DIB DDEVTYPE: Sub-type Position
| #define DIB_DLAR_KEY_Msk (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */) |
DIB DLAR: KEY Mask
| #define DIB_DLAR_KEY_Pos 0U |
DIB DLAR: KEY Position
| #define DIB_DLSR_nTT_Msk (0x1UL << DIB_DLSR_nTT_Pos ) |
DIB DLSR: Not thirty-two bit Mask
| #define DIB_DLSR_nTT_Pos 2U |
DIB DLSR: Not thirty-two bit Position
| #define DIB_DLSR_SLI_Msk (0x1UL /*<< DIB_DLSR_SLI_Pos*/) |
DIB DLSR: Software Lock implemented Mask
| #define DIB_DLSR_SLI_Pos 0U |
DIB DLSR: Software Lock implemented Position
| #define DIB_DLSR_SLK_Msk (0x1UL << DIB_DLSR_SLK_Pos ) |
DIB DLSR: Software Lock status Mask
| #define DIB_DLSR_SLK_Pos 1U |
DIB DLSR: Software Lock status Position