RTEMS 6.1-rc5
Loading...
Searching...
No Matches
Macros
DMA address (DMAADDR)

This group contains register bit definitions. More...

Macros

#define GRSPW2_DMAADDR_MASK_SHIFT   8
 
#define GRSPW2_DMAADDR_MASK_MASK   0xff00U
 
#define GRSPW2_DMAADDR_MASK_GET(_reg)
 
#define GRSPW2_DMAADDR_MASK_SET(_reg, _val)
 
#define GRSPW2_DMAADDR_MASK(_val)
 
#define GRSPW2_DMAADDR_ADDR_SHIFT   0
 
#define GRSPW2_DMAADDR_ADDR_MASK   0xffU
 
#define GRSPW2_DMAADDR_ADDR_GET(_reg)
 
#define GRSPW2_DMAADDR_ADDR_SET(_reg, _val)
 
#define GRSPW2_DMAADDR_ADDR(_val)
 

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ GRSPW2_DMAADDR_ADDR

#define GRSPW2_DMAADDR_ADDR (   _val)
Value:
( ( ( _val ) << GRSPW2_DMAADDR_ADDR_SHIFT ) & \
GRSPW2_DMAADDR_ADDR_MASK )

◆ GRSPW2_DMAADDR_ADDR_GET

#define GRSPW2_DMAADDR_ADDR_GET (   _reg)
Value:
( ( ( _reg ) & GRSPW2_DMAADDR_ADDR_MASK ) >> \
GRSPW2_DMAADDR_ADDR_SHIFT )

◆ GRSPW2_DMAADDR_ADDR_SET

#define GRSPW2_DMAADDR_ADDR_SET (   _reg,
  _val 
)
Value:
( ( ( _reg ) & ~GRSPW2_DMAADDR_ADDR_MASK ) | \
( ( ( _val ) << GRSPW2_DMAADDR_ADDR_SHIFT ) & \
GRSPW2_DMAADDR_ADDR_MASK ) )

◆ GRSPW2_DMAADDR_MASK

#define GRSPW2_DMAADDR_MASK (   _val)
Value:
( ( ( _val ) << GRSPW2_DMAADDR_MASK_SHIFT ) & \
GRSPW2_DMAADDR_MASK_MASK )

◆ GRSPW2_DMAADDR_MASK_GET

#define GRSPW2_DMAADDR_MASK_GET (   _reg)
Value:
( ( ( _reg ) & GRSPW2_DMAADDR_MASK_MASK ) >> \
GRSPW2_DMAADDR_MASK_SHIFT )

◆ GRSPW2_DMAADDR_MASK_SET

#define GRSPW2_DMAADDR_MASK_SET (   _reg,
  _val 
)
Value:
( ( ( _reg ) & ~GRSPW2_DMAADDR_MASK_MASK ) | \
( ( ( _val ) << GRSPW2_DMAADDR_MASK_SHIFT ) & \
GRSPW2_DMAADDR_MASK_MASK ) )