RTEMS 6.1-rc5
Loading...
Searching...
No Matches
Macros
L2C Error address register (L2CERRA)

This group contains register bit definitions. More...

Macros

#define L2CACHE_L2CERRA_EADDR_SHIFT   0
 
#define L2CACHE_L2CERRA_EADDR_MASK   0xffffffffU
 
#define L2CACHE_L2CERRA_EADDR_GET(_reg)
 
#define L2CACHE_L2CERRA_EADDR_SET(_reg, _val)
 
#define L2CACHE_L2CERRA_EADDR(_val)
 

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ L2CACHE_L2CERRA_EADDR

#define L2CACHE_L2CERRA_EADDR (   _val)
Value:
( ( ( _val ) << L2CACHE_L2CERRA_EADDR_SHIFT ) & \
L2CACHE_L2CERRA_EADDR_MASK )

◆ L2CACHE_L2CERRA_EADDR_GET

#define L2CACHE_L2CERRA_EADDR_GET (   _reg)
Value:
( ( ( _reg ) & L2CACHE_L2CERRA_EADDR_MASK ) >> \
L2CACHE_L2CERRA_EADDR_SHIFT )

◆ L2CACHE_L2CERRA_EADDR_SET

#define L2CACHE_L2CERRA_EADDR_SET (   _reg,
  _val 
)
Value:
( ( ( _reg ) & ~L2CACHE_L2CERRA_EADDR_MASK ) | \
( ( ( _val ) << L2CACHE_L2CERRA_EADDR_SHIFT ) & \
L2CACHE_L2CERRA_EADDR_MASK ) )