RTEMS 6.1-rc5
Loading...
Searching...
No Matches
Macros
Receive Channel Interrupt Register (CanRxIRQ)

This group contains register bit definitions. More...

Macros

#define GRCAN_CANRXIRQ_IRQ_SHIFT   4
 
#define GRCAN_CANRXIRQ_IRQ_MASK   0xffff0U
 
#define GRCAN_CANRXIRQ_IRQ_GET(_reg)
 
#define GRCAN_CANRXIRQ_IRQ_SET(_reg, _val)
 
#define GRCAN_CANRXIRQ_IRQ(_val)
 

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ GRCAN_CANRXIRQ_IRQ

#define GRCAN_CANRXIRQ_IRQ (   _val)
Value:
( ( ( _val ) << GRCAN_CANRXIRQ_IRQ_SHIFT ) & \
GRCAN_CANRXIRQ_IRQ_MASK )

◆ GRCAN_CANRXIRQ_IRQ_GET

#define GRCAN_CANRXIRQ_IRQ_GET (   _reg)
Value:
( ( ( _reg ) & GRCAN_CANRXIRQ_IRQ_MASK ) >> \
GRCAN_CANRXIRQ_IRQ_SHIFT )

◆ GRCAN_CANRXIRQ_IRQ_SET

#define GRCAN_CANRXIRQ_IRQ_SET (   _reg,
  _val 
)
Value:
( ( ( _reg ) & ~GRCAN_CANRXIRQ_IRQ_MASK ) | \
( ( ( _val ) << GRCAN_CANRXIRQ_IRQ_SHIFT ) & \
GRCAN_CANRXIRQ_IRQ_MASK ) )