RTEMS  5.1
Files | Data Structures | Enumerations | Functions
DMA Support
Board Support Packages » ARM » NXP LPC17XX, LPC23XX, LPC24XX and LPC40XXBoard Support Packages » ARM » | NXP LPC32XX

DMA support. More...

Files

file  lpc-dma.h
 DMA support API.
 

Data Structures

struct  lpc_dma_descriptor
 DMA descriptor item. More...
 
struct  lpc_dma_channel
 DMA channel block. More...
 
struct  lpc_dma
 DMA control block. More...
 

Enumerations

enum  lpc24xx_lcd_mode {
  LCD_MODE_STN_4_BIT = 0x4, LCD_MODE_STN_8_BIT = 0x6, LCD_MODE_STN_DUAL_PANEL_4_BIT = 0x84, LCD_MODE_STN_DUAL_PANEL_8_BIT = 0x86,
  LCD_MODE_TFT_12_BIT_4_4_4 = 0x2e, LCD_MODE_TFT_16_BIT_5_6_5 = 0x2c, LCD_MODE_TFT_16_BIT_1_5_5_5 = 0x28, LCD_MODE_TFT_24_BIT = 0x2a,
  LCD_MODE_DISABLED = 0xff
}
 

Functions

rtems_status_code lpc24xx_lcd_set_mode (lpc24xx_lcd_mode mode, const lpc24xx_pin_range *pins)
 Set the LCD mode. More...
 
lpc24xx_lcd_mode lpc24xx_lcd_current_mode (void)
 

DMA Configuration Register

#define DMA_CFG_E   BSP_BIT32(0)
 
#define DMA_CFG_M_0   BSP_BIT32(1)
 
#define DMA_CFG_M_1   BSP_BIT32(2)
 

DMA Channel Control Register

#define DMA_CH_CTRL_TSZ(val)   BSP_FLD32(val, 0, 11)
 
#define DMA_CH_CTRL_TSZ_MAX   DMA_CH_CTRL_TSZ(0xfff)
 
#define DMA_CH_CTRL_SB(val)   BSP_FLD32(val, 12, 14)
 
#define DMA_CH_CTRL_SB_1   DMA_CH_CTRL_SB(0)
 
#define DMA_CH_CTRL_SB_4   DMA_CH_CTRL_SB(1)
 
#define DMA_CH_CTRL_SB_8   DMA_CH_CTRL_SB(2)
 
#define DMA_CH_CTRL_SB_16   DMA_CH_CTRL_SB(3)
 
#define DMA_CH_CTRL_SB_32   DMA_CH_CTRL_SB(4)
 
#define DMA_CH_CTRL_SB_64   DMA_CH_CTRL_SB(5)
 
#define DMA_CH_CTRL_SB_128   DMA_CH_CTRL_SB(6)
 
#define DMA_CH_CTRL_SB_256   DMA_CH_CTRL_SB(7)
 
#define DMA_CH_CTRL_DB(val)   BSP_FLD32(val, 15, 17)
 
#define DMA_CH_CTRL_DB_1   DMA_CH_CTRL_DB(0)
 
#define DMA_CH_CTRL_DB_4   DMA_CH_CTRL_DB(1)
 
#define DMA_CH_CTRL_DB_8   DMA_CH_CTRL_DB(2)
 
#define DMA_CH_CTRL_DB_16   DMA_CH_CTRL_DB(3)
 
#define DMA_CH_CTRL_DB_32   DMA_CH_CTRL_DB(4)
 
#define DMA_CH_CTRL_DB_64   DMA_CH_CTRL_DB(5)
 
#define DMA_CH_CTRL_DB_128   DMA_CH_CTRL_DB(6)
 
#define DMA_CH_CTRL_DB_256   DMA_CH_CTRL_DB(7)
 
#define DMA_CH_CTRL_SW(val)   BSP_FLD32(val, 18, 20)
 
#define DMA_CH_CTRL_SW_8   DMA_CH_CTRL_SW(0)
 
#define DMA_CH_CTRL_SW_16   DMA_CH_CTRL_SW(1)
 
#define DMA_CH_CTRL_SW_32   DMA_CH_CTRL_SW(2)
 
#define DMA_CH_CTRL_DW(val)   BSP_FLD32(val, 21, 23)
 
#define DMA_CH_CTRL_DW_8   DMA_CH_CTRL_DW(0)
 
#define DMA_CH_CTRL_DW_16   DMA_CH_CTRL_DW(1)
 
#define DMA_CH_CTRL_DW_32   DMA_CH_CTRL_DW(2)
 
#define DMA_CH_CTRL_S   BSP_BIT32(24)
 
#define DMA_CH_CTRL_D   BSP_BIT32(25)
 
#define DMA_CH_CTRL_SI   BSP_BIT32(26)
 
#define DMA_CH_CTRL_DI   BSP_BIT32(27)
 
#define DMA_CH_CTRL_PROT(val)   BSP_FLD32(val, 28, 30)
 
#define DMA_CH_CTRL_I   BSP_BIT32(31)
 

DMA Channel Configuration Register

#define DMA_CH_CFG_E   BSP_BIT32(0)
 
#define DMA_CH_CFG_SPER(val)   BSP_FLD32(val, 1, 5)
 
#define DMA_CH_CFG_DPER(val)   BSP_FLD32(val, 6, 10)
 
#define DMA_CH_CFG_FLOW(val)   BSP_FLD32(val, 11, 13)
 
#define DMA_CH_CFG_FLOW_MEM_TO_MEM_DMA   DMA_CH_CFG_FLOW(0)
 
#define DMA_CH_CFG_FLOW_MEM_TO_PER_DMA   DMA_CH_CFG_FLOW(1)
 
#define DMA_CH_CFG_FLOW_PER_TO_MEM_DMA   DMA_CH_CFG_FLOW(2)
 
#define DMA_CH_CFG_FLOW_PER_TO_PER_DMA   DMA_CH_CFG_FLOW(3)
 
#define DMA_CH_CFG_FLOW_PER_TO_PER_DEST   DMA_CH_CFG_FLOW(4)
 
#define DMA_CH_CFG_FLOW_MEM_TO_PER_PER   DMA_CH_CFG_FLOW(5)
 
#define DMA_CH_CFG_FLOW_PER_TO_MEM_PER   DMA_CH_CFG_FLOW(6)
 
#define DMA_CH_CFG_FLOW_PER_TO_PER_SRC   DMA_CH_CFG_FLOW(7)
 
#define DMA_CH_CFG_IE   BSP_BIT32(14)
 
#define DMA_CH_CFG_ITC   BSP_BIT32(15)
 
#define DMA_CH_CFG_L   BSP_BIT32(16)
 
#define DMA_CH_CFG_A   BSP_BIT32(17)
 
#define DMA_CH_CFG_H   BSP_BIT32(18)
 

LPC24XX DMA Peripherals

#define LPC24XX_DMA_PER_SSP_0_TX   0
 
#define LPC24XX_DMA_PER_SSP_0_RX   1
 
#define LPC24XX_DMA_PER_SSP_1_TX   2
 
#define LPC24XX_DMA_PER_SSP_1_RX   3
 
#define LPC24XX_DMA_PER_SD_MMC   4
 
#define LPC24XX_DMA_PER_I2S_CH_0   5
 
#define LPC24XX_DMA_PER_I2S_CH_1   6
 

LPC32XX DMA Peripherals

#define LPC32XX_DMA_PER_I2S_0_CH_0   0
 
#define LPC32XX_DMA_PER_I2S_0_CH_1   13
 
#define LPC32XX_DMA_PER_I2S_1_CH_0   2
 
#define LPC32XX_DMA_PER_I2S_1_CH_1   10
 
#define LPC32XX_DMA_PER_NAND_0   1
 
#define LPC32XX_DMA_PER_NAND_1   12
 
#define LPC32XX_DMA_PER_SD_MMC   4
 
#define LPC32XX_DMA_PER_SSP_0_RX   14
 
#define LPC32XX_DMA_PER_SSP_0_TX   15
 
#define LPC32XX_DMA_PER_SSP_1_RX   3
 
#define LPC32XX_DMA_PER_SSP_1_TX   11
 
#define LPC32XX_DMA_PER_UART_1_RX   6
 
#define LPC32XX_DMA_PER_UART_1_TX   5
 
#define LPC32XX_DMA_PER_UART_2_RX   8
 
#define LPC32XX_DMA_PER_UART_2_TX   7
 
#define LPC32XX_DMA_PER_UART_7_RX   10
 
#define LPC32XX_DMA_PER_UART_7_TX   9
 

Detailed Description

DMA support.

LCD support.

Function Documentation

◆ lpc24xx_lcd_set_mode()

rtems_status_code lpc24xx_lcd_set_mode ( lpc24xx_lcd_mode  mode,
const lpc24xx_pin_range *  pins 
)

Set the LCD mode.

The pins are configured according to pins.

See also
lpc24xx_pin_config().
Return values
RTEMS_SUCCESSFULSuccessful operation.
RTEMS_IO_ERRORInvalid mode.
Generated by   doxygen 1.8.15