RTEMS
5.1
|
TQM8XX Board Support Package. More...
Files | |
file | bsp.h |
Global BSP definitions. | |
Functions | |
LINKER_SYMBOL (TopRamReserved) | |
LINKER_SYMBOL (bsp_ram_start) | |
LINKER_SYMBOL (bsp_ram_end) | |
LINKER_SYMBOL (bsp_ram_size) | |
LINKER_SYMBOL (bsp_rom_start) | |
LINKER_SYMBOL (bsp_rom_end) | |
LINKER_SYMBOL (bsp_rom_size) | |
LINKER_SYMBOL (bsp_section_text_start) | |
LINKER_SYMBOL (bsp_section_text_end) | |
LINKER_SYMBOL (bsp_section_text_size) | |
LINKER_SYMBOL (bsp_section_data_start) | |
LINKER_SYMBOL (bsp_section_data_end) | |
LINKER_SYMBOL (bsp_section_data_size) | |
LINKER_SYMBOL (bsp_section_bss_start) | |
LINKER_SYMBOL (bsp_section_bss_end) | |
LINKER_SYMBOL (bsp_section_bss_size) | |
LINKER_SYMBOL (bsp_work_area_start) | |
int | BSP_disconnect_clock_handler (void) |
int | BSP_connect_clock_handler (rtems_irq_hdl) |
char | serial_getc (void) |
int | serial_tstc (void) |
void | serial_init (void) |
int | mbx8xx_console_get_configuration (void) |
void | _InitTQM8xx (void) |
rtems_status_code | bsp_register_spi (void) |
void * | bsp_idle_thread (uintptr_t ignored) |
Optimized idle task. More... | |
void | cpu_init (void) |
Variables | |
uint32_t | BSP_bus_frequency |
uint32_t | bsp_clock_speed |
System clock frequency. | |
TQM8XX Board Support Package.
void* bsp_idle_thread | ( | uintptr_t | ignored | ) |
Optimized idle task.
This BSP provides its own IDLE thread to override the RTEMS one.
This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.
To enable the idle task use the following in the system configuration:
This BSP provides its own IDLE thread to override the RTEMS one.
Optimized idle task.
The MSR[POW] bit is set to put the CPU into the low power mode defined in HID0. HID0 is set during starup in start.S.
This BSP provides its own IDLE thread to override the RTEMS one.
This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.
To enable the idle task use the following in the system configuration:
Optimized idle task.
The MSR[POW] bit is set to put the CPU into the low power mode defined in HID0. HID0 is set during starup in start.S.