RTEMS Logo

RTEMS 4.9.2 On-Line Library


Port Specific Information Interrupt Levels

PREV UP NEXT Bookshelf RTEMS CPU Architecture Supplement

1.4.2: Interrupt Levels

In each of the architecture specific chapters, this subsection will describe how the interrupt levels available on this particular architecture are mapped onto the 255 reserved in the task mode. The interrupt level value of zero (0) should always mean that interrupts are enabled.

Any use of an interrupt level that is is not undefined on a particular architecture may result in behavior that is unpredictable.


PREV UP NEXT Bookshelf RTEMS CPU Architecture Supplement

Copyright © 1988-2008 OAR Corporation