 |
RTEMS 7.0-rc1
|
Loading...
Searching...
No Matches
Go to the documentation of this file.
13#ifndef _RTEMS_TMTEST27
14#error "This is an RTEMS internal file you must not include directly."
26#define MUST_WAIT_FOR_INTERRUPT 1
28#define Install_tm27_vector( handler ) \
29 rtems_interrupt_handler_install( \
30 TX3904_IRQ_TMR0, "benchmark", 0, \
33#define Cause_tm27_intr() \
35 uint32_t _clicks = 20; \
36 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_CCDR, 0x3 ); \
37 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_CPRA, _clicks ); \
38 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_TISR, 0x00 ); \
39 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_ITMR, 0x8001 ); \
40 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_TCR, 0xC0 ); \
41 *((volatile uint32_t*) 0xFFFFC01C) = 0x00000700; \
44#define Clear_tm27_intr() \
46 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_ITMR, 0x0001 ); \
47 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_CCDR, 0x3 ); \
48 TX3904_TIMER_WRITE( TX3904_TIMER0_BASE, TX3904_TIMER_TISR, 0x00 ); \
51#define Lower_tm27_intr() \
52 mips_enable_in_interrupt_mask( 0xff01 );