RTEMS 7.0-rc1
Loading...
Searching...
No Matches
irq.h
Go to the documentation of this file.
1/* SPDX-License-Identifier: BSD-2-Clause */
2
9/*
10 * Copyright (C) 2012 Sebastian Huber
11 *
12 * Redistribution and use in source and binary forms, with or without
13 * modification, are permitted provided that the following conditions
14 * are met:
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in the
19 * documentation and/or other materials provided with the distribution.
20 *
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
25 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31 * POSSIBILITY OF SUCH DAMAGE.
32 */
33
34#ifndef LIBBSP_ARM_STM32F4_IRQ_H
35#define LIBBSP_ARM_STM32F4_IRQ_H
36
37#ifndef ASM
38
39#include <rtems.h>
40#include <rtems/irq.h>
41#include <rtems/irq-extension.h>
42
43#ifdef __cplusplus
44extern "C" {
45#endif /* __cplusplus */
46
47#ifdef __cplusplus
48}
49#endif /* __cplusplus */
50
51#endif /* ASM */
52
60#define STM32F4_IRQ_WWDG 0
61#define STM32F4_IRQ_PVD 1
62#define STM32F4_IRQ_TAMP_STAMP 2
63#define STM32F4_IRQ_RTC_WKUP 3
64#define STM32F4_IRQ_FLASH 4
65#define STM32F4_IRQ_RCC 5
66#define STM32F4_IRQ_EXTI0 6
67#define STM32F4_IRQ_EXTI1 7
68#define STM32F4_IRQ_EXTI2 8
69#define STM32F4_IRQ_EXTI3 9
70#define STM32F4_IRQ_EXTI4 10
71#define STM32F4_IRQ_DMA1_STREAM0 11
72#define STM32F4_IRQ_DMA1_STREAM1 12
73#define STM32F4_IRQ_DMA1_STREAM2 13
74#define STM32F4_IRQ_DMA1_STREAM3 14
75#define STM32F4_IRQ_DMA1_STREAM4 15
76#define STM32F4_IRQ_DMA1_STREAM5 16
77#define STM32F4_IRQ_DMA1_STREAM6 17
78#define STM32F4_IRQ_ADC 18
79#define STM32F4_IRQ_CAN1_TX 19
80#define STM32F4_IRQ_CAN1_RX0 20
81#define STM32F4_IRQ_CAN1_RX1 21
82#define STM32F4_IRQ_CAN1_SCE 22
83#define STM32F4_IRQ_EXTI9_5 23
84#define STM32F4_IRQ_TIM1_BRK_TIM9 24
85#define STM32F4_IRQ_TIM1_UP_TIM10 25
86#define STM32F4_IRQ_TIM1_TRG_COM_TIM11 26
87#define STM32F4_IRQ_TIM1_CC 27
88#define STM32F4_IRQ_TIM2 28
89#define STM32F4_IRQ_TIM3 29
90#define STM32F4_IRQ_TIM4 30
91#define STM32F4_IRQ_I2C1_EV 31
92#define STM32F4_IRQ_I2C1_ER 32
93#define STM32F4_IRQ_I2C2_EV 33
94#define STM32F4_IRQ_I2C2_ER 34
95#define STM32F4_IRQ_SPI1 35
96#define STM32F4_IRQ_SPI2 36
97#define STM32F4_IRQ_USART1 37
98#define STM32F4_IRQ_USART2 38
99#define STM32F4_IRQ_USART3 39
100#define STM32F4_IRQ_EXTI15_10 40
101#define STM32F4_IRQ_RTC_ALARM 41
102#define STM32F4_IRQ_OTG_FS_WKUP 42
103#define STM32F4_IRQ_TIM8_BRK_TIM12 43
104#define STM32F4_IRQ_TIM8_UP_TIM13 44
105#define STM32F4_IRQ_TIM8_TRG_COM_TIM14 45
106#define STM32F4_IRQ_TIM8_CC 46
107#define STM32F4_IRQ_DMA1_STREAM7 47
108#define STM32F4_IRQ_FSMC 48
109#define STM32F4_IRQ_SDIO 49
110#define STM32F4_IRQ_TIM5 50
111#define STM32F4_IRQ_SPI3 51
112#define STM32F4_IRQ_UART4 52
113#define STM32F4_IRQ_UART5 53
114#define STM32F4_IRQ_TIM6_DAC 54
115#define STM32F4_IRQ_TIM7 55
116#define STM32F4_IRQ_DMA2_STREAM0 56
117#define STM32F4_IRQ_DMA2_STREAM1 57
118#define STM32F4_IRQ_DMA2_STREAM2 58
119#define STM32F4_IRQ_DMA2_STREAM3 59
120#define STM32F4_IRQ_DMA2_STREAM4 60
121#define STM32F4_IRQ_ETH 61
122#define STM32F4_IRQ_ETH_WKUP 62
123#define STM32F4_IRQ_CAN2_TX 63
124#define STM32F4_IRQ_CAN2_RX0 64
125#define STM32F4_IRQ_CAN2_RX1 65
126#define STM32F4_IRQ_CAN2_SCE 66
127#define STM32F4_IRQ_OTG_FS 67
128#define STM32F4_IRQ_DMA2_STREAM5 68
129#define STM32F4_IRQ_DMA2_STREAM6 69
130#define STM32F4_IRQ_DMA2_STREAM7 70
131#define STM32F4_IRQ_USART6 71
132#define STM32F4_IRQ_I2C3_EV 72
133#define STM32F4_IRQ_I2C3_ER 73
134#define STM32F4_IRQ_OTG_HS_EP1_OUT 74
135#define STM32F4_IRQ_OTG_HS_EP1_IN 75
136#define STM32F4_IRQ_OTG_HS_WKUP 76
137#define STM32F4_IRQ_OTG_HS 77
138#define STM32F4_IRQ_DCMI 78
139#define STM32F4_IRQ_CRYP 79
140#define STM32F4_IRQ_HASH_RNG 80
141#define STM32F4_IRQ_FPU 81
142
143#define STM32F4_IRQ_PRIORITY_VALUE_MIN 0
144#define STM32F4_IRQ_PRIORITY_VALUE_MAX 15
145#define STM32F4_IRQ_PRIORITY_COUNT (STM32F4_IRQ_PRIORITY_VALUE_MAX + 1)
146#define STM32F4_IRQ_PRIORITY_HIGHEST STM32F4_IRQ_PRIORITY_VALUE_MIN
147#define STM32F4_IRQ_PRIORITY_LOWEST STM32F4_IRQ_PRIORITY_VALUE_MAX
148
149#define BSP_INTERRUPT_VECTOR_COUNT 82
150
153#endif /* LIBBSP_ARM_STM32F4_IRQ_H */
Interrupt Handler Support.
This header file is provided for backward compatiblility.
This header file defines the RTEMS Classic API.