RTEMS 7.0-rc1
Loading...
Searching...
No Matches
timer-defs.h
Go to the documentation of this file.
1/* SPDX-License-Identifier: GPL-2.0+-with-RTEMS-exception */
2
11/*
12 * Copyright (c) 2014 Taller Technologies.
13 *
14 * @author Boretto Martin (martin.boretto@tallertechnologies.com)
15 * @author Diaz Marcos (marcos.diaz@tallertechnologies.com)
16 * @author Lenarduzzi Federico (federico.lenarduzzi@tallertechnologies.com)
17 * @author Daniel Chicco (daniel.chicco@tallertechnologies.com)
18 *
19 * The license and distribution terms for this file may be
20 * found in the file LICENSE in this distribution or at
21 * http://www.rtems.org/license/LICENSE.
22 */
23
24#ifndef LIBBSP_ARM_LPC176X_TIMER_DEFS_H
25#define LIBBSP_ARM_LPC176X_TIMER_DEFS_H
26
27#include <bsp/common-types.h>
28
29#ifdef __cplusplus
30extern "C" {
31#endif /* __cplusplus */
32
33/* Timer 0 */
34#define LPC176X_TMR0_BASE_ADDR 0x40004000U
35
36#define LPC176X_T0IR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
37 0x00U ) )
38#define LPC176X_T0TCR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
39 0x04U ) )
40#define LPC176X_T0TC ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
41 0x08U ) )
42#define LPC176X_T0PR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
43 0x0CU ) )
44#define LPC176X_T0PC ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
45 0x10U ) )
46#define LPC176X_T0MCR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
47 0x14U ) )
48#define LPC176X_T0MR0 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
49 0x18U ) )
50#define LPC176X_T0MR1 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
51 0x1CU ) )
52#define LPC176X_T0MR2 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
53 0x20U ) )
54#define LPC176X_T0MR3 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
55 0x24U ) )
56#define LPC176X_T0CCR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
57 0x28U ) )
58#define LPC176X_T0CR0 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
59 0x2CU ) )
60#define LPC176X_T0CR1 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
61 0x30U ) )
62#define LPC176X_T0CR2 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
63 0x34U ) )
64#define LPC176X_T0CR3 ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
65 0x38U ) )
66#define LPC176X_T0EMR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
67 0x3CU ) )
68#define LPC176X_T0CTCR ( *(volatile uint32_t *) ( LPC176X_TMR0_BASE_ADDR + \
69 0x70U ) )
70
71/* Timer 1 */
72#define LPC176X_TMR1_BASE_ADDR 0x40008000U
73
74#define LPC176X_T1IR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
75 0x00U ) )
76#define LPC176X_T1TCR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
77 0x04U ) )
78#define LPC176X_T1TC ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
79 0x08U ) )
80#define LPC176X_T1PR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
81 0x0CU ) )
82#define LPC176X_T1PC ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
83 0x10U ) )
84#define LPC176X_T1MCR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
85 0x14U ) )
86#define LPC176X_T1MR0 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
87 0x18U ) )
88#define LPC176X_T1MR1 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
89 0x1CU ) )
90#define LPC176X_T1MR2 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
91 0x20U ) )
92#define LPC176X_T1MR3 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
93 0x24U ) )
94#define LPC176X_T1CCR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
95 0x28U ) )
96#define LPC176X_T1CR0 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
97 0x2CU ) )
98#define LPC176X_T1CR1 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
99 0x30U ) )
100#define LPC176X_T1CR2 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
101 0x34U ) )
102#define LPC176X_T1CR3 ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
103 0x38U ) )
104#define LPC176X_T1EMR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
105 0x3CU ) )
106#define LPC176X_T1CTCR ( *(volatile uint32_t *) ( LPC176X_TMR1_BASE_ADDR + \
107 0x70U ) )
108
109/* Timer 2 */
110#define LPC176X_TMR2_BASE_ADDR 0x40090000U
111
112#define LPC176X_T2IR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
113 0x00U ) )
114#define LPC176X_T2TCR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
115 0x04U ) )
116#define LPC176X_T2TC ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
117 0x08U ) )
118#define LPC176X_T2PR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
119 0x0CU ) )
120#define LPC176X_T2PC ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
121 0x10U ) )
122#define LPC176X_T2MCR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
123 0x14U ) )
124#define LPC176X_T2MR0 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
125 0x18U ) )
126#define LPC176X_T2MR1 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
127 0x1CU ) )
128#define LPC176X_T2MR2 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
129 0x20U ) )
130#define LPC176X_T2MR3 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
131 0x24U ) )
132#define LPC176X_T2CCR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
133 0x28U ) )
134#define LPC176X_T2CR0 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
135 0x2CU ) )
136#define LPC176X_T2CR1 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
137 0x30U ) )
138#define LPC176X_T2CR2 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
139 0x34U ) )
140#define LPC176X_T2CR3 ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
141 0x38U ) )
142#define LPC176X_T2EMR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
143 0x3CU ) )
144#define LPC176X_T2CTCR ( *(volatile uint32_t *) ( LPC176X_TMR2_BASE_ADDR + \
145 0x70U ) )
146
147/* Timer 3 */
148#define LPC176X_TMR3_BASE_ADDR 0x40094000U
149
150#define LPC176X_T3IR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
151 0x00U ) )
152#define LPC176X_T3TCR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
153 0x04U ) )
154#define LPC176X_T3TC ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
155 0x08U ) )
156#define LPC176X_T3PR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
157 0x0CU ) )
158#define LPC176X_T3PC ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
159 0x10U ) )
160#define LPC176X_T3MCR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
161 0x14U ) )
162#define LPC176X_T3MR0 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
163 0x18U ) )
164#define LPC176X_T3MR1 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
165 0x1CU ) )
166#define LPC176X_T3MR2 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
167 0x20U ) )
168#define LPC176X_T3MR3 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
169 0x24U ) )
170#define LPC176X_T3CCR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
171 0x28U ) )
172#define LPC176X_T3CR0 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
173 0x2CU ) )
174#define LPC176X_T3CR1 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
175 0x30U ) )
176#define LPC176X_T3CR2 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
177 0x34U ) )
178#define LPC176X_T3CR3 ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
179 0x38U ) )
180#define LPC176X_T3EMR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
181 0x3CU ) )
182#define LPC176X_T3CTCR ( *(volatile uint32_t *) ( LPC176X_TMR3_BASE_ADDR + \
183 0x70U ) )
184
188typedef struct {
192 volatile uint32_t IR;
196 volatile uint32_t TCR;
200 volatile uint32_t TC;
204 volatile uint32_t PR;
208 volatile uint32_t PC;
212 volatile uint32_t MCR;
216 volatile uint32_t MR[ 4 ];
220 volatile uint32_t CCR;
224 volatile uint32_t CR[ 2 ];
225 volatile uint32_t reserved0;
226 volatile uint32_t reserved1;
230 volatile uint32_t EMR;
231 volatile uint32_t reserved2[ 12 ];
235 volatile uint32_t CTCR;
236} lpc176x_timer_device;
237
238#define LPC176X_PIN_SELECT_TIMER 3U
239#define LPC176X_PINSEL_NO_PORT 999U
240
241#define LPC176X_TIMER_RESET ( 1U << 1U )
242#define LPC176X_TIMER_START 1U
243#define LPC176X_TIMER_MODE_COUNTER_SOURCE_CAP0 0U
244#define LPC176X_TIMER_MODE_COUNTER_SOURCE_CAP1 ( 1U << 2U )
245#define LPC176X_TIMER0_CAPTURE_PORTS { 58U, 59U }
246#define LPC176X_TIMER1_CAPTURE_PORTS { 50U, 51U }
247#define LPC176X_TIMER2_CAPTURE_PORTS { 4U, 5U }
248#define LPC176X_TIMER3_CAPTURE_PORTS { 23U, 24U }
249#define LPC176X_TIMER0_EMATCH_PORTS { 60U, \
250 61U, \
251 LPC176X_PINSEL_NO_PORT, \
252 LPC176X_PINSEL_NO_PORT }
253#define LPC176X_TIMER1_EMATCH_PORTS { 54U, \
254 57U, \
255 LPC176X_PINSEL_NO_PORT, \
256 LPC176X_PINSEL_NO_PORT }
257#define LPC176X_TIMER2_EMATCH_PORTS { 6U, 7U, 8U, 9U }
258#define LPC176X_TIMER3_EMATCH_PORTS { 10U, \
259 11U, \
260 LPC176X_PINSEL_NO_PORT, \
261 LPC176X_PINSEL_NO_PORT }
262#define LPC176X_TIMER_DEFAULT_RESOLUTION 1U
263#define LPC176X_TIMER_MCR_MASK 7U
264#define LPC176X_TIMER_MCR_MASK_SIZE 3U
265#define LPC176X_TIMER_CCR_MASK 7U
266#define LPC176X_TIMER_CCR_MASK_SIZE 3U
267#define LPC176X_TIMER_EMR_MASK 3U
268#define LPC176X_TIMER_EMR_MASK_SIZE 2U
269#define LPC176X_TIMER_EMR_MASK_OFFSET 4U
270#define LPC176X_TIMER_CLEAR_FUNCTION 0U
271#define LPC176X_TIMER_PRESCALER_DIVISOR 1000000U
272#define LPC176X_TIMER_VECTOR_NUMBER( timernumber ) ( timernumber + 1U )
273#define LPC176X_TIMER_INTERRUPT_SOURCE_BIT( i ) ( 1U << i )
274#define LPC176X_TIMER_MATCH_FUNCTION_COUNT 8U
275#define LPC176X_TIMER_CAPTURE_FUNCTION_COUNT 8U
276
277#define LPC176X_ISR_NAME_STRING_SIZE 10U
278
279#define LPC176X_SET_MCR( mcr, match_port, function ) \
280 SET_FIELD( mcr, \
281 function, \
282 ( 0x7U << ( 3U * match_port ) ), \
283 ( 3U * match_port ) )
284#define LPC176X_SET_CCR( mcr, capture_port, function ) \
285 SET_FIELD( mcr, function, ( 0x7U << ( 3U * capture_port ) ), \
286 ( 3U * capture_port ) )
287#define LPC176X_SET_EMR( mcr, match_port, function ) \
288 SET_FIELD( mcr, function, ( 0x3U << ( 2U * match_port + 4U ) ), \
289 ( 2U * match_port + 4U ) )
290
296typedef enum {
297 LPC176X_CAPn_0,
298 LPC176X_CAPn_1,
299 LPC176X_CAPTURE_PORTS_COUNT
300} lpc176x_capture_port;
301
307typedef enum {
308 LPC176X_MATn_0,
309 LPC176X_MATn_1,
310 LPC176X_MATn_2,
311 LPC176X_MATn_3,
312 LPC176X_EMATCH_PORTS_COUNT
313} lpc176x_match_port;
314
320typedef enum {
321 LPC176X_TIMER_MODE_TIMER,
322 LPC176X_TIMER_MODE_COUNTER_RISING_CAP0,
323 LPC176X_TIMER_MODE_COUNTER_FALLING_CAP0,
324 LPC176X_TIMER_MODE_COUNTER_BOTH_CAP0,
325 LPC176X_TIMER_MODE_COUNTER_RISING_CAP1 = ( 1U & ( 1U << 2U ) ),
326 LPC176X_TIMER_MODE_COUNTER_FALLING_CAP1 = ( 2U & ( 1U << 2U ) ),
327 LPC176X_TIMER_MODE_COUNTER_BOTH_CAP1 = ( 3U & ( 1U << 2U ) ),
328} lpc176x_timer_mode;
329
335typedef enum {
336 LPC176X_TIMER_0,
337 LPC176X_TIMER_1,
338 LPC176X_TIMER_2,
339 LPC176X_TIMER_3,
340 LPC176X_TIMER_COUNT
341} lpc176x_timer_number;
342
349typedef enum {
350 LPC176X_MAT0_ISR_FUNCTION,
351 LPC176X_MAT1_ISR_FUNCTION,
352 LPC176X_MAT2_ISR_FUNCTION,
353 LPC176X_MAT3_ISR_FUNCTION,
354 LPC176X_CAP0_ISR_FUNCTION,
355 LPC176X_CAP1_ISR_FUNCTION,
356 LPC176X_ISR_FUNCTIONS_COUNT
357} lpc176x_isr_function;
358
366typedef enum {
367 LPC176X_TIMER_MATCH_FUNCTION_NONE = 0U,
368 LPC176X_TIMER_MATCH_FUNCTION_INTERRUPT = 1U,
369 LPC176X_TIMER_MATCH_FUNCTION_RESET = ( 1U << 1U ),
370 LPC176X_TIMER_MATCH_FUNCTION_STOP = ( 1U << 2U )
371} lpc176x_match_function;
372
380typedef enum {
381 LPC176X_TIMER_CAPTURE_FUNCTION_NONE = 0U,
382 LPC176X_TIMER_CAPTURE_FUNCTION_RISING = 1U,
383 LPC176X_TIMER_CAPTURE_FUNCTION_FALLING = ( 1U << 1U ),
384 LPC176X_TIMER_CAPTURE_FUNCTION_INTERRUPT = ( 1U << 2U )
385} lpc176x_capture_function;
386
393typedef enum {
394 LPC176X_TIMER_EXTMATCH_FUNCTION_NONE,
395 LPC176X_TIMER_EXTMATCH_FUNCTION_CLEAR,
396 LPC176X_TIMER_EXTMATCH_FUNCTION_SET,
397 LPC176X_TIMER_EXTMATCH_FUNCTION_TOGGLE
398} lpc176x_ext_match_function;
399
406typedef void (*lpc176x_isr_funct) ( const lpc176x_timer_number tnumber );
407
412typedef lpc176x_isr_funct const lpc176x_isr_funct_vector[
413 LPC176X_ISR_FUNCTIONS_COUNT ];
414
418typedef struct {
422 lpc176x_timer_device *const device;
426 const lpc176x_module module;
430 const lpc176x_pin_number pinselcap[ LPC176X_CAPTURE_PORTS_COUNT ];
434 const lpc176x_pin_number pinselemat[ LPC176X_EMATCH_PORTS_COUNT ];
435} lpc176x_timer;
436
440typedef struct {
444 const lpc176x_isr_funct_vector *funct_vector;
445} lpc176x_timer_functions;
446
447#ifdef __cplusplus
448}
449#endif /* __cplusplus */
450
451#endif /* LIBBSP_ARM_LPC176X_TIMER_DEFS_H */
common-types.h
Definitions types used by some devices in common.
lpc176x_module
lpc176x_module
lpc176x module representation.
Definition: common-types.h:46
lpc176x_pin_number
uint32_t lpc176x_pin_number
A pin of the board.
Definition: common-types.h:34
lpc176x_timer_device
Represents the timer device registers.
Definition: timer-defs.h:188
lpc176x_timer_device::MCR
volatile uint32_t MCR
Match Control Register.
Definition: timer-defs.h:212
lpc176x_timer_device::TC
volatile uint32_t TC
Timer Counter.
Definition: timer-defs.h:200
lpc176x_timer_device::PR
volatile uint32_t PR
Prescale Register.
Definition: timer-defs.h:204
lpc176x_timer_device::EMR
volatile uint32_t EMR
External Match Register.
Definition: timer-defs.h:230
lpc176x_timer_device::PC
volatile uint32_t PC
Prescale Counter.
Definition: timer-defs.h:208
lpc176x_timer_device::TCR
volatile uint32_t TCR
Timer Control Register.
Definition: timer-defs.h:196
lpc176x_timer_device::CCR
volatile uint32_t CCR
Capture Control Register.
Definition: timer-defs.h:220
lpc176x_timer_device::CTCR
volatile uint32_t CTCR
Count Control Register.
Definition: timer-defs.h:235
lpc176x_timer_device::IR
volatile uint32_t IR
Interrupt Register.
Definition: timer-defs.h:192
lpc176x_timer_functions
The Timer functions.
Definition: timer-defs.h:440
lpc176x_timer_functions::funct_vector
const lpc176x_isr_funct_vector * funct_vector
The vector of isr functions for this timer.
Definition: timer-defs.h:444
lpc176x_timer
The Timer device representation.
Definition: timer-defs.h:418
lpc176x_timer::device
lpc176x_timer_device *const device
The address of the controlling registers for the timer.
Definition: timer-defs.h:422
lpc176x_timer::module
const lpc176x_module module
The module for the RTEMS module starting (power and clock).
Definition: timer-defs.h:426
lpc176x_isr_funct
void(* lpc176x_isr_funct)(const lpc176x_timer_number tnumber)
A function that attends an interruption for a timer.
Definition: timer-defs.h:406
lpc176x_ext_match_function
lpc176x_ext_match_function
The possible functions at match, for the external ports.
Definition: timer-defs.h:393
lpc176x_timer_number
lpc176x_timer_number
The timer devices in the board.
Definition: timer-defs.h:335
lpc176x_isr_funct_vector
lpc176x_isr_funct const lpc176x_isr_funct_vector[LPC176X_ISR_FUNCTIONS_COUNT]
The vector of functions that attends each possible interrupt source for a timer.
Definition: timer-defs.h:413
lpc176x_match_port
lpc176x_match_port
Match ports of a timer.
Definition: timer-defs.h:307
lpc176x_match_function
lpc176x_match_function
The possible functions at match. This options could be used together.
Definition: timer-defs.h:366
lpc176x_capture_function
lpc176x_capture_function
The possible functions at capture. This options could be used together.
Definition: timer-defs.h:380
lpc176x_isr_function
lpc176x_isr_function
The index for the isr_funct_vector representing the functions that attends each possible interrupt so...
Definition: timer-defs.h:349
lpc176x_timer_mode
lpc176x_timer_mode
Timer modes of a timer.
Definition: timer-defs.h:320
lpc176x_capture_port
lpc176x_capture_port
Capture ports of a timer.
Definition: timer-defs.h:296
Generated by doxygen 1.9.6