RTEMS
7.0-rc1
Loading...
Searching...
No Matches
bsps
arm
csb337
include
at91rm9200_pmc.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: BSD-2-Clause */
2
13
/*
14
* Copyright (C) 2002 Cogent Computer Systems
15
* Written by Mike Kelly <mike@cogcomp.com>
16
*
17
* Redistribution and use in source and binary forms, with or without
18
* modification, are permitted provided that the following conditions
19
* are met:
20
* 1. Redistributions of source code must retain the above copyright
21
* notice, this list of conditions and the following disclaimer.
22
* 2. Redistributions in binary form must reproduce the above copyright
23
* notice, this list of conditions and the following disclaimer in the
24
* documentation and/or other materials provided with the distribution.
25
*
26
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
27
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
28
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
29
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
30
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
31
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
32
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
33
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
34
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
35
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
36
* POSSIBILITY OF SUCH DAMAGE.
37
*/
38
39
#ifndef __AT91RM9200_PMC_H__
40
#define __AT91RM9200_PMC_H__
41
42
#include <
bits.h
>
43
44
/***********************************************************************
45
* Power Management and Clock Control Register Offsets
46
***********************************************************************/
47
int
at91rm9200_get_mainclk(
void
);
48
int
at91rm9200_get_slck(
void
);
49
int
at91rm9200_get_mck(
void
);
50
51
52
#define PMC_SCER 0x00
/* System Clock Enable Register */
53
#define PMC_SCDR 0x04
/* System Clock Disable Register */
54
#define PMC_SCSR 0x08
/* System Clock Status Register */
55
#define PMC_PCER 0x10
/* Peripheral Clock Enable Register */
56
#define PMC_PCDR 0x14
/* Peripheral Clock Disable Register */
57
#define PMC_PCSR 0x18
/* Peripheral Clock Status Register */
58
#define PMC_MOR 0x20
/* Main Oscillator Register */
59
#define PMC_MCFR 0x24
/* Main Clock Frequency Register */
60
#define PMC_PLLAR 0x28
/* PLL A Register */
61
#define PMC_PLLBR 0x2C
/* PLL B Register */
62
#define PMC_MCKR 0x30
/* Master Clock Register */
63
#define PMC_PCKR0 0x40
/* Programmable Clock Register 0 */
64
#define PMC_PCKR1 0x44
/* Programmable Clock Register 1 */
65
#define PMC_PCKR2 0x48
/* Programmable Clock Register 2 */
66
#define PMC_PCKR3 0x4C
/* Programmable Clock Register 3 */
67
#define PMC_PCKR4 0x50
/* Programmable Clock Register 4 */
68
#define PMC_PCKR5 0x54
/* Programmable Clock Register 5 */
69
#define PMC_PCKR6 0x58
/* Programmable Clock Register 6 */
70
#define PMC_PCKR7 0x5C
/* Programmable Clock Register 7 */
71
#define PMC_IER 0x60
/* Interrupt Enable Register */
72
#define PMC_IDR 0x64
/* Interrupt Disable Register */
73
#define PMC_SR 0x68
/* Status Register */
74
#define PMC_IMR 0x6C
/* Interrupt Mask Register */
75
76
/* Bit Defines */
77
78
/* PMC_SCDR - System Clock Disable Register */
79
/* PMC_SCSR - System Clock Status Register */
80
/* PMC_SCER - System Clock Enable Register */
81
#define PMC_SCR_PCK7 BIT15
82
#define PMC_SCR_PCK6 BIT14
83
#define PMC_SCR_PCK5 BIT13
84
#define PMC_SCR_PCK4 BIT12
85
#define PMC_SCR_PCK3 BIT11
86
#define PMC_SCR_PCK2 BIT10
87
#define PMC_SCR_PCK1 BIT9
88
#define PMC_SCR_PCK0 BIT8
89
#define PMC_SCR_UHP BIT4
90
#define PMC_SCR_MCKUDP BIT2
91
#define PMC_SCR_UDP BIT1
92
#define PMC_SCR_PCK BIT0
93
94
/* PMC_PCER - Peripheral Clock Enable Register */
95
/* PMC_PCDR - Peripheral Clock Disable Register */
96
/* PMC_PCSR - Peripheral Clock Status Register */
97
#define PMC_PCR_PID_EMAC BIT24
/* Ethernet Peripheral Clock */
98
#define PMC_PCR_PID_UHP BIT23
/* USB Host Ports Peripheral Clock */
99
#define PMC_PCR_PID_TC5 BIT22
/* Timer/Counter 5 Peripheral Clock */
100
#define PMC_PCR_PID_TC4 BIT21
/* Timer/Counter 4 Peripheral Clock */
101
#define PMC_PCR_PID_TC3 BIT20
/* Timer/Counter 3 Peripheral Clock */
102
#define PMC_PCR_PID_TC2 BIT19
/* Timer/Counter 2 Peripheral Clock */
103
#define PMC_PCR_PID_TC1 BIT18
/* Timer/Counter 1 Peripheral Clock */
104
#define PMC_PCR_PID_TC0 BIT17
/* Timer/Counter 0 Peripheral Clock */
105
#define PMC_PCR_PID_SSC2 BIT16
/* Synchronous Serial 2 Peripheral Clock */
106
#define PMC_PCR_PID_SSC1 BIT15
/* Synchronous Serial 1 Peripheral Clock */
107
#define PMC_PCR_PID_SSC0 BIT14
/* Synchronous Serial 0 Peripheral Clock */
108
#define PMC_PCR_PID_SPI BIT13
/* Serial Peripheral Interface Peripheral Clock */
109
#define PMC_PCR_PID_TWI BIT12
/* Two-Wire Interface Peripheral Clock */
110
#define PMC_PCR_PID_UDP BIT11
/* USB Device Port Peripheral Clock */
111
#define PMC_PCR_PID_MCI BIT10
/* MMC/SD Card Peripheral Clock */
112
#define PMC_PCR_PID_US3 BIT9
/* USART 3 Peripheral Clock */
113
#define PMC_PCR_PID_US2 BIT8
/* USART 2 Peripheral Clock */
114
#define PMC_PCR_PID_US1 BIT7
/* USART 1 Peripheral Clock */
115
#define PMC_PCR_PID_US0 BIT6
/* USART 0 Peripheral Clock */
116
#define PMC_PCR_PID_PIOD BIT5
/* Parallel I/O D Peripheral Clock */
117
#define PMC_PCR_PID_PIOC BIT4
/* Parallel I/O C Peripheral Clock */
118
#define PMC_PCR_PID_PIOB BIT3
/* Parallel I/O B Peripheral Clock */
119
#define PMC_PCR_PID_PIOA BIT2
/* Parallel I/O A Peripheral Clock */
120
121
/* PMC_MOR - Main Oscillator Register */
122
#define PMC_MOR_MOSCEN BIT0
123
124
/* PMC_MCFR - Main Clock Frequency Register */
125
#define PMC_MCFR_MAINRDY BIT16
126
127
/* PMC_PLLAR - PLL A Register */
128
#define PMC_PLLAR_MUST_SET BIT29
/* This bit must be set according to the docs */
129
#define PMC_PLLAR_MUL(_x_) ((_x_ & 0x7ff) << 16)
/* Multiplier */
130
#define PMC_PLLAR_MUL_MASK (0x7ff << 16)
/* Multiplier mask */
131
132
#define PMC_PLLAR_OUT_80_160 (0 << 14)
/* select when PLL frequency is 80-160 Mhz */
133
#define PMC_PLLAR_OUT_150_240 (2 << 14)
/* select when PLL frequency is 150-240 Mhz */
134
#define PMC_PLLAR_DIV(_x_) ((_x_ & 0xff) << 0)
/* Divider */
135
#define PMC_PLLAR_DIV_MASK (0xff)
/* Divider mask */
136
137
/* PMC_PLLBR - PLL B Register */
138
#define PMC_PLLBR_USB_96M BIT28
/* Set when PLL is 96Mhz to divide it by 2 for USB */
139
#define PMC_PLLBR_MUL(_x_) ((_x_ & 0x7ff) << 16)
/* Multiplier */
140
#define PMC_PLLBR_MUL_MASK (0x7ff << 16)
/* Multiplier mask */
141
#define PMC_PLLBR_OUT_80_160 (0 << 14)
/* select when PLL frequency is 80-160 Mhz */
142
#define PMC_PLLBR_OUT_150_240 (2 << 14)
/* select when PLL frequency is 150-240 Mhz */
143
#define PMC_PLLBR_DIV(_x_) ((_x_ & 0xff) << 0)
/* Divider */
144
#define PMC_PLLBR_DIV_MASK (0xff)
/* Divider mask */
145
146
/* PMC_MCKR - Master Clock Register */
147
#define PMC_MCKR_MDIV_MASK (3 << 8)
/* for masking out the MDIV field */
148
#define PMC_MCKR_MDIV_1 (0 << 8)
/* MCK = Core/1 */
149
#define PMC_MCKR_MDIV_2 (1 << 8)
/* MCK = Core/2 */
150
#define PMC_MCKR_MDIV_3 (2 << 8)
/* MCK = Core/3 */
151
#define PMC_MCKR_MDIV_4 (3 << 8)
/* MCK = Core/4 */
152
#define PMC_MCKR_PRES_MASK (7 << 2)
/* for masking out the PRES field */
153
#define PMC_MCKR_PRES_1 (0 << 2)
/* Core = CSS/1 */
154
#define PMC_MCKR_PRES_2 (1 << 2)
/* Core = CSS/2 */
155
#define PMC_MCKR_PRES_4 (2 << 2)
/* Core = CSS/4 */
156
#define PMC_MCKR_PRES_8 (3 << 2)
/* Core = CSS/8 */
157
#define PMC_MCKR_PRES_16 (4 << 2)
/* Core = CSS/16 */
158
#define PMC_MCKR_PRES_32 (5 << 2)
/* Core = CSS/32 */
159
#define PMC_MCKR_PRES_64 (6 << 2)
/* Core = CSS/64 */
160
#define PMC_MCKR_CSS_MASK (3 << 0)
/* for masking out the CSS field */
161
#define PMC_MCKR_CSS_SLOW (0 << 0)
/* Core Source = Slow Clock */
162
#define PMC_MCKR_CSS_MAIN (1 << 0)
/* Core Source = Main Oscillator */
163
#define PMC_MCKR_CSS_PLLA (2 << 0)
/* Core Source = PLL A */
164
#define PMC_MCKR_CSS_PLLB (3 << 0)
/* Core Source = PLL B */
165
166
/* PMC_PCKR0 - 7 - Programmable Clock Register 0 */
167
#define PMC_PCKR_PRES_1 (0 << 2)
/* Peripheral Clock = CSS/1 */
168
#define PMC_PCKR_PRES_2 (1 << 2)
/* Peripheral Clock = CSS/2 */
169
#define PMC_PCKR_PRES_4 (2 << 2)
/* Peripheral Clock = CSS/4 */
170
#define PMC_PCKR_PRES_8 (3 << 2)
/* Peripheral Clock = CSS/8 */
171
#define PMC_PCKR_PRES_16 (4 << 2)
/* Peripheral Clock = CSS/16 */
172
#define PMC_PCKR_PRES_32 (5 << 2)
/* Peripheral Clock = CSS/32 */
173
#define PMC_PCKR_PRES_64 (6 << 2)
/* Peripheral Clock = CSS/64 */
174
#define PMC_PCKR_CSS_SLOW (0 << 0)
/* Peripheral Clock Source = Slow Clock */
175
#define PMC_PCKR_CSS_MAIN (1 << 0)
/* Peripheral Clock Source = Main Oscillator */
176
#define PMC_PCKR_CSS_PLLA (2 << 0)
/* Peripheral Clock Source = PLL A */
177
#define PMC_PCKR_CSS_PLLB (3 << 0)
/* Peripheral Clock Source = PLL B */
178
179
/* PMC_IER - Interrupt Enable Register */
180
/* PMC_IDR - Interrupt Disable Register */
181
/* PMC_SR - Status Register */
182
/* PMC_IMR - Interrupt Mask Register */
183
#define PMC_INT_PCK7_RDY BIT15
184
#define PMC_INT_PCK6_RDY BIT14
185
#define PMC_INT_PCK5_RDY BIT13
186
#define PMC_INT_PCK4_RDY BIT12
187
#define PMC_INT_PCK3_RDY BIT11
188
#define PMC_INT_PCK2_RDY BIT10
189
#define PMC_INT_PCK1_RDY BIT9
190
#define PMC_INT_PCK0_RDY BIT8
191
#define PMC_INT_MCK_RDY BIT3
192
#define PMC_INT_LOCKB BIT2
193
#define PMC_INT_LCKA BIT1
194
#define PMC_INT_MOSCS BIT0
195
196
197
#endif
bits.h
Contains bit position definitions.
Generated by
1.9.6
1.9.6