RTEMS 6.1-rc7
Loading...
Searching...
No Matches
Data Fields

DFSDM module registers. More...

#include <stm32h723xx.h>

Data Fields

__IO uint32_t FLTCR1
 
__IO uint32_t FLTCR2
 
__IO uint32_t FLTISR
 
__IO uint32_t FLTICR
 
__IO uint32_t FLTJCHGR
 
__IO uint32_t FLTFCR
 
__IO uint32_t FLTJDATAR
 
__IO uint32_t FLTRDATAR
 
__IO uint32_t FLTAWHTR
 
__IO uint32_t FLTAWLTR
 
__IO uint32_t FLTAWSR
 
__IO uint32_t FLTAWCFR
 
__IO uint32_t FLTEXMAX
 
__IO uint32_t FLTEXMIN
 
__IO uint32_t FLTCNVTIMR
 

Detailed Description

DFSDM module registers.

Field Documentation

◆ FLTAWCFR

__IO uint32_t DFSDM_Filter_TypeDef::FLTAWCFR

DFSDM analog watchdog clear flag register Address offset: 0x12C

◆ FLTAWHTR

__IO uint32_t DFSDM_Filter_TypeDef::FLTAWHTR

DFSDM analog watchdog high threshold register, Address offset: 0x120

◆ FLTAWLTR

__IO uint32_t DFSDM_Filter_TypeDef::FLTAWLTR

DFSDM analog watchdog low threshold register, Address offset: 0x124

◆ FLTAWSR

__IO uint32_t DFSDM_Filter_TypeDef::FLTAWSR

DFSDM analog watchdog status register Address offset: 0x128

◆ FLTCNVTIMR

__IO uint32_t DFSDM_Filter_TypeDef::FLTCNVTIMR

DFSDM conversion timer, Address offset: 0x138

◆ FLTCR1

__IO uint32_t DFSDM_Filter_TypeDef::FLTCR1

DFSDM control register1, Address offset: 0x100

◆ FLTCR2

__IO uint32_t DFSDM_Filter_TypeDef::FLTCR2

DFSDM control register2, Address offset: 0x104

◆ FLTEXMAX

__IO uint32_t DFSDM_Filter_TypeDef::FLTEXMAX

DFSDM extreme detector maximum register, Address offset: 0x130

◆ FLTEXMIN

__IO uint32_t DFSDM_Filter_TypeDef::FLTEXMIN

DFSDM extreme detector minimum register Address offset: 0x134

◆ FLTFCR

__IO uint32_t DFSDM_Filter_TypeDef::FLTFCR

DFSDM filter control register, Address offset: 0x114

◆ FLTICR

__IO uint32_t DFSDM_Filter_TypeDef::FLTICR

DFSDM interrupt flag clear register, Address offset: 0x10C

◆ FLTISR

__IO uint32_t DFSDM_Filter_TypeDef::FLTISR

DFSDM interrupt and status register, Address offset: 0x108

◆ FLTJCHGR

__IO uint32_t DFSDM_Filter_TypeDef::FLTJCHGR

DFSDM injected channel group selection register, Address offset: 0x110

◆ FLTJDATAR

__IO uint32_t DFSDM_Filter_TypeDef::FLTJDATAR

DFSDM data register for injected group, Address offset: 0x118

◆ FLTRDATAR

__IO uint32_t DFSDM_Filter_TypeDef::FLTRDATAR

DFSDM data register for regular group, Address offset: 0x11C


The documentation for this struct was generated from the following files: