RTEMS 6.1-rc7
Loading...
Searching...
No Matches
Data Fields
RCC_PLLInitTypeDef Struct Reference

RCC PLL configuration structure definition. More...

#include <stm32h7xx_hal_rcc.h>

Data Fields

uint32_t PLLState
 
uint32_t PLLSource
 
uint32_t PLLM
 
uint32_t PLLN
 
uint32_t PLLP
 
uint32_t PLLQ
 
uint32_t PLLR
 
uint32_t PLLRGE
 
uint32_t PLLVCOSEL
 
uint32_t PLLFRACN
 

Detailed Description

RCC PLL configuration structure definition.

Field Documentation

◆ PLLFRACN

uint32_t RCC_PLLInitTypeDef::PLLFRACN

PLLFRACN: Specifies Fractional Part Of The Multiplication Factor for PLL1 VCO It should be a value between 0 and 8191

◆ PLLM

uint32_t RCC_PLLInitTypeDef::PLLM

PLLM: Division factor for PLL VCO input clock. This parameter must be a number between Min_Data = 1 and Max_Data = 63

◆ PLLN

uint32_t RCC_PLLInitTypeDef::PLLN

PLLN: Multiplication factor for PLL VCO output clock. This parameter must be a number between Min_Data = 4 and Max_Data = 512 or between Min_Data = 8 and Max_Data = 420(*) (*) : For stm32h7a3xx and stm32h7b3xx family lines.

◆ PLLP

uint32_t RCC_PLLInitTypeDef::PLLP

PLLP: Division factor for system clock. This parameter must be a number between Min_Data = 2 and Max_Data = 128 odd division factors are not allowed

◆ PLLQ

uint32_t RCC_PLLInitTypeDef::PLLQ

PLLQ: Division factor for peripheral clocks. This parameter must be a number between Min_Data = 1 and Max_Data = 128

◆ PLLR

uint32_t RCC_PLLInitTypeDef::PLLR

PLLR: Division factor for peripheral clocks. This parameter must be a number between Min_Data = 1 and Max_Data = 128

◆ PLLRGE

uint32_t RCC_PLLInitTypeDef::PLLRGE

PLLRGE: PLL1 clock Input range This parameter must be a value of RCC PLL1 VCI Range

◆ PLLSource

uint32_t RCC_PLLInitTypeDef::PLLSource

RCC_PLLSource: PLL entry clock source. This parameter must be a value of RCC PLL Clock Source

◆ PLLState

uint32_t RCC_PLLInitTypeDef::PLLState

The new state of the PLL. This parameter can be a value of RCC PLL Config

◆ PLLVCOSEL

uint32_t RCC_PLLInitTypeDef::PLLVCOSEL

PLLVCOSEL: PLL1 clock Output range This parameter must be a value of RCC PLL1 VCO Range


The documentation for this struct was generated from the following file: