RTEMS 6.1-rc7
Loading...
Searching...
No Matches
Macros

Macros

#define ADC_TWOSAMPLINGDELAY_1CYCLE   (LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5)
 
#define ADC_TWOSAMPLINGDELAY_2CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5)
 
#define ADC_TWOSAMPLINGDELAY_3CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5)
 
#define ADC_TWOSAMPLINGDELAY_4CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5)
 
#define ADC_TWOSAMPLINGDELAY_5CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5)
 
#define ADC_TWOSAMPLINGDELAY_6CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5)
 
#define ADC_TWOSAMPLINGDELAY_7CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5)
 
#define ADC_TWOSAMPLINGDELAY_8CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)
 
#define ADC_TWOSAMPLINGDELAY_9CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)
 

Detailed Description

Macro Definition Documentation

◆ ADC_TWOSAMPLINGDELAY_1CYCLE

#define ADC_TWOSAMPLINGDELAY_1CYCLE   (LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5)

ADC multimode delay between two sampling phases: 1 ADC clock cycle

◆ ADC_TWOSAMPLINGDELAY_2CYCLES

#define ADC_TWOSAMPLINGDELAY_2CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5)

ADC multimode delay between two sampling phases: 2 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_3CYCLES

#define ADC_TWOSAMPLINGDELAY_3CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5)

ADC multimode delay between two sampling phases: 3 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_4CYCLES

#define ADC_TWOSAMPLINGDELAY_4CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5)

ADC multimode delay between two sampling phases: 4 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_5CYCLES

#define ADC_TWOSAMPLINGDELAY_5CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5)

ADC multimode delay between two sampling phases: 5 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_6CYCLES

#define ADC_TWOSAMPLINGDELAY_6CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5)

ADC multimode delay between two sampling phases: 6 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_7CYCLES

#define ADC_TWOSAMPLINGDELAY_7CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5)

ADC multimode delay between two sampling phases: 7 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_8CYCLES

#define ADC_TWOSAMPLINGDELAY_8CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)

ADC multimode delay between two sampling phases: 8 ADC clock cycles

◆ ADC_TWOSAMPLINGDELAY_9CYCLES

#define ADC_TWOSAMPLINGDELAY_9CYCLES   (LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)

ADC multimode delay between two sampling phases: 9 ADC clock cycles