RTEMS 6.1-rc7
Loading...
Searching...
No Matches
Data Fields
LL_UTILS_ClkInitTypeDef Struct Reference

UTILS System, AHB and APB buses clock configuration structure definition. More...

#include <stm32h7xx_ll_utils.h>

Data Fields

uint32_t SYSCLKDivider
 
uint32_t AHBCLKDivider
 
uint32_t APB1CLKDivider
 
uint32_t APB2CLKDivider
 
uint32_t APB3CLKDivider
 
uint32_t APB4CLKDivider
 

Detailed Description

UTILS System, AHB and APB buses clock configuration structure definition.

Field Documentation

◆ AHBCLKDivider

uint32_t LL_UTILS_ClkInitTypeDef::AHBCLKDivider

The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of RCC_LL_EC_AHB_DIV

This feature can be modified afterwards using unitary function LL_RCC_SetAHBPrescaler().

◆ APB1CLKDivider

uint32_t LL_UTILS_ClkInitTypeDef::APB1CLKDivider

The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of RCC_LL_EC_APB1_DIV

This feature can be modified afterwards using unitary function LL_RCC_SetAPB1Prescaler().

◆ APB2CLKDivider

uint32_t LL_UTILS_ClkInitTypeDef::APB2CLKDivider

The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of RCC_LL_EC_APB2_DIV

This feature can be modified afterwards using unitary function LL_RCC_SetAPB2Prescaler().

◆ APB3CLKDivider

uint32_t LL_UTILS_ClkInitTypeDef::APB3CLKDivider

The APB2 clock (PCLK3) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of RCC_LL_EC_APB3_DIV

This feature can be modified afterwards using unitary function LL_RCC_SetAPB3Prescaler().

◆ APB4CLKDivider

uint32_t LL_UTILS_ClkInitTypeDef::APB4CLKDivider

The APB4 clock (PCLK4) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of RCC_LL_EC_APB4_DIV

This feature can be modified afterwards using unitary function LL_RCC_SetAPB4Prescaler().

◆ SYSCLKDivider

uint32_t LL_UTILS_ClkInitTypeDef::SYSCLKDivider

The System clock (SYSCLK) divider. This clock is derived from the PLL output. This parameter can be a value of RCC_LL_EC_SYSCLK_DIV

This feature can be modified afterwards using unitary function LL_RCC_SetSysPrescaler().


The documentation for this struct was generated from the following file: