RTEMS 6.1-rc5
Loading...
Searching...
No Matches
aarch64.h
Go to the documentation of this file.
1/* SPDX-License-Identifier: BSD-2-Clause */
2
11/*
12 * Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
13 * Written by Kinsey Moore <kinsey.moore@oarcorp.com>
14 *
15 * Redistribution and use in source and binary forms, with or without
16 * modification, are permitted provided that the following conditions
17 * are met:
18 * 1. Redistributions of source code must retain the above copyright
19 * notice, this list of conditions and the following disclaimer.
20 * 2. Redistributions in binary form must reproduce the above copyright
21 * notice, this list of conditions and the following disclaimer in the
22 * documentation and/or other materials provided with the distribution.
23 *
24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
28 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
30 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
31 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
32 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
34 * POSSIBILITY OF SUCH DAMAGE.
35 */
36
37#ifndef _RTEMS_SCORE_AARCH64_H
38#define _RTEMS_SCORE_AARCH64_H
39
40#ifdef __cplusplus
41extern "C" {
42#endif
43
49#if defined(__LP64__)
50 #define CPU_MODEL_NAME "AArch64-LP64"
51 #define AARCH64_MULTILIB_ARCH_V8
52#elif defined(__ILP32__)
53 #define CPU_MODEL_NAME "AArch64-ILP32"
54 #define AARCH64_MULTILIB_ARCH_V8_ILP32
55#endif
56
57#define AARCH64_MULTILIB_HAS_WFI
58#define AARCH64_MULTILIB_HAS_LOAD_STORE_EXCLUSIVE
59#define AARCH64_MULTILIB_HAS_BARRIER_INSTRUCTIONS
60#define AARCH64_MULTILIB_HAS_CPACR
61
62#define AARCH64_MULTILIB_CACHE_LINE_MAX_64
63
64#if defined(__ARM_NEON)
65 #define AARCH64_MULTILIB_VFP
66#else
67 #error "FPU support not implemented"
68#endif
69
70
71/*
72 * Define the name of the CPU family.
73 */
74
75#define CPU_NAME "AArch64"
76
79#ifdef __cplusplus
80}
81#endif
82
83#endif /* _RTEMS_SCORE_AARCH64_H */