20#ifndef STM32H7xx_LL_IWDG_H
21#define STM32H7xx_LL_IWDG_H
34#if defined(IWDG1) || defined(IWDG2)
49#define LL_IWDG_KEY_RELOAD 0x0000AAAAU
50#define LL_IWDG_KEY_ENABLE 0x0000CCCCU
51#define LL_IWDG_KEY_WR_ACCESS_ENABLE 0x00005555U
52#define LL_IWDG_KEY_WR_ACCESS_DISABLE 0x00000000U
71#define LL_IWDG_SR_PVU IWDG_SR_PVU
72#define LL_IWDG_SR_RVU IWDG_SR_RVU
73#define LL_IWDG_SR_WVU IWDG_SR_WVU
82#define LL_IWDG_PRESCALER_4 0x00000000U
83#define LL_IWDG_PRESCALER_8 (IWDG_PR_PR_0)
84#define LL_IWDG_PRESCALER_16 (IWDG_PR_PR_1)
85#define LL_IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0)
86#define LL_IWDG_PRESCALER_64 (IWDG_PR_PR_2)
87#define LL_IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0)
88#define LL_IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1)
115#define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
123#define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
152 WRITE_REG(IWDGx->
KR, LL_IWDG_KEY_ENABLE);
161__STATIC_INLINE
void LL_IWDG_ReloadCounter(
IWDG_TypeDef *IWDGx)
163 WRITE_REG(IWDGx->
KR, LL_IWDG_KEY_RELOAD);
172__STATIC_INLINE
void LL_IWDG_EnableWriteAccess(
IWDG_TypeDef *IWDGx)
174 WRITE_REG(IWDGx->
KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
183__STATIC_INLINE
void LL_IWDG_DisableWriteAccess(
IWDG_TypeDef *IWDGx)
185 WRITE_REG(IWDGx->
KR, LL_IWDG_KEY_WR_ACCESS_DISABLE);
202__STATIC_INLINE
void LL_IWDG_SetPrescaler(
IWDG_TypeDef *IWDGx, uint32_t Prescaler)
220__STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(
IWDG_TypeDef *IWDGx)
222 return (READ_REG(IWDGx->
PR));
232__STATIC_INLINE
void LL_IWDG_SetReloadCounter(
IWDG_TypeDef *IWDGx, uint32_t Counter)
243__STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(
IWDG_TypeDef *IWDGx)
245 return (READ_REG(IWDGx->
RLR));
255__STATIC_INLINE
void LL_IWDG_SetWindow(
IWDG_TypeDef *IWDGx, uint32_t Window)
266__STATIC_INLINE uint32_t LL_IWDG_GetWindow(
IWDG_TypeDef *IWDGx)
268 return (READ_REG(IWDGx->
WINR));
286__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(
IWDG_TypeDef *IWDGx)
297__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(
IWDG_TypeDef *IWDGx)
308__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_WVU(
IWDG_TypeDef *IWDGx)
321__STATIC_INLINE uint32_t LL_IWDG_IsReady(
IWDG_TypeDef *IWDGx)
#define IWDG_SR_PVU
Definition: stm32h723xx.h:13250
#define IWDG_PR_PR
Definition: stm32h723xx.h:13237
#define IWDG_RLR_RL
Definition: stm32h723xx.h:13245
#define IWDG_WINR_WIN
Definition: stm32h723xx.h:13261
#define IWDG_SR_WVU
Definition: stm32h723xx.h:13256
#define IWDG_SR_RVU
Definition: stm32h723xx.h:13253
CMSIS STM32H7xx Device Peripheral Access Layer Header File.
Independent WATCHDOG.
Definition: stm32h723xx.h:1152
__IO uint32_t PR
Definition: stm32h723xx.h:1154
__IO uint32_t KR
Definition: stm32h723xx.h:1153
__IO uint32_t WINR
Definition: stm32h723xx.h:1157
__IO uint32_t SR
Definition: stm32h723xx.h:1156
__IO uint32_t RLR
Definition: stm32h723xx.h:1155