RTEMS
6.1-rc4
Loading...
Searching...
No Matches
bsps
arm
tms570
include
bsp
ti_herc
reg_sys.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: BSD-2-Clause */
2
11
/* The header file is generated by make_header.py from SYS.json */
12
/* Current script's version can be found at: */
13
/* https://github.com/AoLaD/rtems-tms570-utils/tree/headers/headers/python */
14
15
/*
16
* Copyright (c) 2014-2015, Premysl Houdek <kom541000@gmail.com>
17
*
18
* Czech Technical University in Prague
19
* Zikova 1903/4
20
* 166 36 Praha 6
21
* Czech Republic
22
*
23
* All rights reserved.
24
*
25
* Redistribution and use in source and binary forms, with or without
26
* modification, are permitted provided that the following conditions are met:
27
*
28
* 1. Redistributions of source code must retain the above copyright notice, this
29
* list of conditions and the following disclaimer.
30
* 2. Redistributions in binary form must reproduce the above copyright notice,
31
* this list of conditions and the following disclaimer in the documentation
32
* and/or other materials provided with the distribution.
33
*
34
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
35
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
36
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
37
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
38
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
39
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
40
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
41
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
42
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
43
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
44
*
45
* The views and conclusions contained in the software and documentation are those
46
* of the authors and should not be interpreted as representing official policies,
47
* either expressed or implied, of the FreeBSD Project.
48
*/
49
#ifndef LIBBSP_ARM_TMS570_SYS1
50
#define LIBBSP_ARM_TMS570_SYS1
51
52
#include <
bsp/utility.h
>
53
54
typedef
struct
{
55
uint32_t SYSPC1;
/*SYS Pin Control Register 1*/
56
uint32_t SYSPC2;
/*SYS Pin Control Register 2*/
57
uint32_t SYSPC3;
/*SYS Pin Control Register 3*/
58
uint32_t SYSPC4;
/*SYS Pin Control Register 4*/
59
uint32_t SYSPC5;
/*SYS Pin Control Register 5*/
60
uint32_t SYSPC6;
/*SYS Pin Control Register 6*/
61
uint32_t SYSPC7;
/*SYS Pin Control Register 7*/
62
uint32_t SYSPC8;
/*SYS Pin Control Register 8*/
63
uint32_t SYSPC9;
/*SYS Pin Control Register 9*/
64
uint8_t reserved1 [12];
65
uint32_t CSDIS;
/*Clock Source Disable Register*/
66
uint32_t CSDISSET;
/*Clock Source Disable Set Register*/
67
uint32_t CSDISCLR;
/*Clock Source Disable Clear Register*/
68
uint32_t CDDIS;
/*Clock Domain Disable Register*/
69
uint32_t CDDISSET;
/*Clock Domain Disable Set Register*/
70
uint32_t CDDISCLR;
/*Clock Domain Disable Clear Register*/
71
uint32_t GHVSRC;
/*GCLK, HCLK, VCLK, and VCLK2 Source Register*/
72
uint32_t VCLKASRC;
/*Peripheral Asynchronous Clock Source Register*/
73
uint32_t RCLKSRC;
/*RTI Clock Source Register*/
74
uint32_t CSVSTAT;
/*Clock Source Valid Status Register*/
75
uint32_t MSTGCR;
/*Memory Self-Test Global Control Register*/
76
uint32_t MINITGCR;
/*Memory Hardware Initialization Global Control Register*/
77
uint32_t MSIENA;
/*Memory Self-Test/Initialization Enable Register*/
78
uint8_t reserved2 [4];
79
uint32_t MSTCGSTAT;
/*MSTC Global Status Register*/
80
uint32_t MINISTAT;
/*Memory Hardware Initialization Status Register*/
81
uint32_t PLLCTL1;
/*PLL Control Register 1*/
82
uint32_t PLLCTL2;
/*PLL Control Register 2*/
83
uint32_t SYSPC10;
/*SYS Pin Control Register 10*/
84
uint32_t DIEIDL;
/*Die Identification Register, Lower Word*/
85
uint32_t DIEIDH;
/*Die Identification Register, Upper Word*/
86
uint8_t reserved3 [4];
87
uint32_t LPOMONCTL;
/*LPO/Clock Monitor Control Register*/
88
uint32_t CLKTEST;
/*Clock Test Register*/
89
uint32_t DFTCTRLREG1;
/*DFT Control Register*/
90
uint32_t DFTCTRLREG2;
/*DFT Control Register 2*/
91
uint8_t reserved4 [8];
92
uint32_t GPREG1;
/*General Purpose Register*/
93
uint8_t reserved5 [4];
94
uint32_t IMPFASTS;
/*Imprecise Fault Status Register*/
95
uint32_t IMPFTADD;
/*Imprecise Fault Write Address Register*/
96
uint32_t SSIR1;
/*System Software Interrupt Request 1 Register*/
97
uint32_t SSIR2;
/*System Software Interrupt Request 2 Register*/
98
uint32_t SSIR3;
/*System Software Interrupt Request 3 Register*/
99
uint32_t SSIR4;
/*System Software Interrupt Request 4 Register*/
100
uint32_t RAMGCR;
/*RAM Control Register*/
101
uint32_t BMMCR1;
/*Bus Matrix Module Control Register 1*/
102
uint8_t reserved6 [4];
103
uint32_t CPURSTCR;
/*CPU Reset Control Register*/
104
uint32_t CLKCNTL;
/*Clock Control Register*/
105
uint32_t ECPCNTL;
/*ECP Control Register*/
106
uint8_t reserved7 [4];
107
uint32_t DEVCR1;
/*DEV Parity Control Register 1*/
108
uint32_t SYSECR;
/*System Exception Control Register*/
109
uint32_t SYSESR;
/*System Exception Status Register*/
110
uint32_t SYSTASR;
/*System Test Abort Status Register*/
111
uint32_t GLBSTAT;
/*Global Status Register*/
112
uint32_t DEVID;
/*Device Identification Register*/
113
uint32_t SSIVEC;
/*Software Interrupt Vector Register*/
114
uint32_t SSIF;
/*System Software Interrupt Flag Register*/
115
}
tms570_sys1_t
;
116
117
118
/*---------------------TMS570_SYS1_SYSPCx---------------------*/
119
/* field: ECPCLKFUN - ECLK function. This bit changes the function of the ECLK pin. */
120
#define TMS570_SYS1_SYSPCx_ECPCLKFUN BSP_BIT32(0)
121
122
123
/*---------------------TMS570_SYS1_CSDIS---------------------*/
124
/* field: CLKSROFF - Clock source[7-0] off. 2 reserved */
125
#define TMS570_SYS1_CSDIS_CLKSROFF(val) BSP_FLD32(val,0, 7)
126
#define TMS570_SYS1_CSDIS_CLKSROFF_GET(reg) BSP_FLD32GET(reg,0, 7)
127
#define TMS570_SYS1_CSDIS_CLKSROFF_SET(reg,val) BSP_FLD32SET(reg, val,0, 7)
128
129
/* Clock Source 0 Oscillator */
130
#define TMS570_SYS1_CSDIS_CLKSR_OSC_NUM 0
131
#define TMS570_SYS1_CSDIS_CLKSROFF_OSC BSP_BIT32(0)
132
133
/* Clock Source 1 PLL1 */
134
#define TMS570_SYS1_CSDIS_CLKSR_PLL1_NUM 1
135
#define TMS570_SYS1_CSDIS_CLKSROFF_PLL1 BSP_BIT32(1)
136
137
/* Clock Source 3 EXTCLKIN */
138
#define TMS570_SYS1_CSDIS_CLKSR_EXTCLKIN_NUM 3
139
#define TMS570_SYS1_CSDIS_CLKSROFF_EXTCLKIN BSP_BIT32(3)
140
141
/* Clock Source 4 Low Frequency LPO (Low Power Oscillator) clock */
142
#define TMS570_SYS1_CSDIS_CLKSR_LPO_NUM 4
143
#define TMS570_SYS1_CSDIS_CLKSROFF_LPO BSP_BIT32(4)
144
145
/* Clock Source 5 High Frequency LPO (Low Power Oscillator) clock */
146
#define TMS570_SYS1_CSDIS_CLKSR_HPO_NUM 5
147
#define TMS570_SYS1_CSDIS_CLKSROFF_HPO BSP_BIT32(5)
148
149
/* Clock Source 6 PLL2 */
150
#define TMS570_SYS1_CSDIS_CLKSR_PLL2_NUM 6
151
#define TMS570_SYS1_CSDIS_CLKSROFF_PLL2 BSP_BIT32(6)
152
153
/* Clock Source 7 EXTCLKIN2 */
154
#define TMS570_SYS1_CSDIS_CLKSR_EXTCLKIN2_NUM 7
155
#define TMS570_SYS1_CSDIS_CLKSROFF_EXTCLKIN2 BSP_BIT32(7)
156
157
/*--------------------TMS570_SYS1_CSDISSET--------------------*/
158
/* field: SETCLKSR_OFF - Set clock source[7-0] to the disabled state. */
159
#define TMS570_SYS1_CSDISSET_SETCLKSR_OFF(val) BSP_FLD32(val,0, 7)
160
#define TMS570_SYS1_CSDISSET_SETCLKSR_OFF_GET(reg) BSP_FLD32GET(reg,0, 7)
161
#define TMS570_SYS1_CSDISSET_SETCLKSR_OFF_SET(reg,val) BSP_FLD32SET(reg, val,0, 7)
162
163
/*--------------------TMS570_SYS1_CSDISCLR--------------------*/
164
/* field: CLRCLKSR_OFF - Enables clock source[7-0] */
165
#define TMS570_SYS1_CSDISCLR_CLRCLKSR_OFF(val) BSP_FLD32(val,0, 7)
166
#define TMS570_SYS1_CSDISCLR_CLRCLKSR_OFF_GET(reg) BSP_FLD32GET(reg,0, 7)
167
#define TMS570_SYS1_CSDISCLR_CLRCLKSR_OFF_SET(reg,val) BSP_FLD32SET(reg, val,0, 7)
168
169
/*---------------------TMS570_SYS1_CDDIS---------------------*/
170
/* field: VCLKAOFF - VCLKA4 domain off. */
171
#define TMS570_SYS1_CDDIS_VCLKAOFF4 BSP_BIT32(11)
172
173
/* field: VCLKAOFF - VCLKA3 domain off. */
174
#define TMS570_SYS1_CDDIS_VCLKAOFF3 BSP_BIT32(10)
175
176
/* field: VCLK3OFF - VCLK3 domain off. */
177
#define TMS570_SYS1_CDDIS_VCLK3OFF BSP_BIT32(8)
178
179
/* field: RTICLK1OFF - RTICLK1 domain off. */
180
#define TMS570_SYS1_CDDIS_RTICLK1OFF BSP_BIT32(6)
181
182
/* field: VCLKAOFF - VCLKA2 domain off. */
183
#define TMS570_SYS1_CDDIS_VCLKAOFF2 BSP_BIT32(5)
184
185
/* field: VCLKAOFF - VCLKA1 domain off. */
186
#define TMS570_SYS1_CDDIS_VCLKAOFF1 BSP_BIT32(4)
187
188
/* field: VCLK2OFF - VCLK2 domain off. */
189
#define TMS570_SYS1_CDDIS_VCLK2OFF BSP_BIT32(3)
190
191
/* field: VCLKPOFF - VCLK_periph domain off. */
192
#define TMS570_SYS1_CDDIS_VCLKPOFF BSP_BIT32(2)
193
194
/* field: HCLKOFF - HCLK and VCLK_sys domains off. */
195
#define TMS570_SYS1_CDDIS_HCLKOFF BSP_BIT32(1)
196
197
/* field: GCLKOFF - GCLK domain off. */
198
#define TMS570_SYS1_CDDIS_GCLKOFF BSP_BIT32(0)
199
200
201
/*--------------------TMS570_SYS1_CDDISSET--------------------*/
202
/* field: SETVCLKA_OFF - Set VCLKA[4-3] domain. */
203
#define TMS570_SYS1_CDDISSET_SETVCLKA_OFF(val) BSP_FLD32(val,10, 11)
204
#define TMS570_SYS1_CDDISSET_SETVCLKA_OFF_GET(reg) BSP_FLD32GET(reg,10, 11)
205
#define TMS570_SYS1_CDDISSET_SETVCLKA_OFF_SET(reg,val) BSP_FLD32SET(reg, val,10, 11)
206
207
/* field: SETVCLK3OFF - Set VCLK3 domain. */
208
#define TMS570_SYS1_CDDISSET_SETVCLK3OFF BSP_BIT32(8)
209
210
/* field: SETRTI1CLKOFF - Set RTICLK1 domain. */
211
#define TMS570_SYS1_CDDISSET_SETRTI1CLKOFF BSP_BIT32(6)
212
213
/* field: SETTVCLKA2OFF - Set VCLKA2 domain. */
214
#define TMS570_SYS1_CDDISSET_SETTVCLKA2OFF BSP_BIT32(5)
215
216
/* field: SETVCLKA1OFF - Set VCLKA1 domain. */
217
#define TMS570_SYS1_CDDISSET_SETVCLKA1OFF BSP_BIT32(4)
218
219
/* field: SETVCLK2OFF - Set VCLK2 domain. */
220
#define TMS570_SYS1_CDDISSET_SETVCLK2OFF BSP_BIT32(3)
221
222
/* field: SETVCLKPOFF - Set VCLK_periph domain. */
223
#define TMS570_SYS1_CDDISSET_SETVCLKPOFF BSP_BIT32(2)
224
225
/* field: SETHCLKOFF - Set HCLK and VCLK_sys domains. */
226
#define TMS570_SYS1_CDDISSET_SETHCLKOFF BSP_BIT32(1)
227
228
/* field: SETGCLKOFF - Set GCLK domain. */
229
#define TMS570_SYS1_CDDISSET_SETGCLKOFF BSP_BIT32(0)
230
231
232
/*--------------------TMS570_SYS1_CDDISCLR--------------------*/
233
/* field: CLRVCLKAOFF - Clear VCLKA[4-3] domain. */
234
#define TMS570_SYS1_CDDISCLR_CLRVCLKAOFF(val) BSP_FLD32(val,10, 11)
235
#define TMS570_SYS1_CDDISCLR_CLRVCLKAOFF_GET(reg) BSP_FLD32GET(reg,10, 11)
236
#define TMS570_SYS1_CDDISCLR_CLRVCLKAOFF_SET(reg,val) BSP_FLD32SET(reg, val,10, 11)
237
238
/* field: Reserved - Reserved */
239
#define TMS570_SYS1_CDDISCLR_Reserved BSP_BIT32(9)
240
241
/* field: CLRVCLK3OFF - Clear VCLK3 domain. */
242
#define TMS570_SYS1_CDDISCLR_CLRVCLK3OFF BSP_BIT32(8)
243
244
/* field: CLRRTI1CLKOFF - Clear RTICLK1 domain. */
245
#define TMS570_SYS1_CDDISCLR_CLRRTI1CLKOFF BSP_BIT32(6)
246
247
/* field: CLRTVCLKA2OFF - Clear VCLKA2 domain. */
248
#define TMS570_SYS1_CDDISCLR_CLRTVCLKA2OFF BSP_BIT32(5)
249
250
/* field: CLRVCLKA1OFF - Clear VCLKA1 domain. */
251
#define TMS570_SYS1_CDDISCLR_CLRVCLKA1OFF BSP_BIT32(4)
252
253
/* field: CLRVCLK2OFF - Clear VCLK2 domain. */
254
#define TMS570_SYS1_CDDISCLR_CLRVCLK2OFF BSP_BIT32(3)
255
256
/* field: CLRVCLKPOFF - CLRVCLKPOFF */
257
#define TMS570_SYS1_CDDISCLR_CLRVCLKPOFF BSP_BIT32(2)
258
259
/* field: CLRHCLKOFF - Clear HCLK and VCLK_sys domains. */
260
#define TMS570_SYS1_CDDISCLR_CLRHCLKOFF BSP_BIT32(1)
261
262
/* field: CLRGCLKOFF - Clear GCLK domain. */
263
#define TMS570_SYS1_CDDISCLR_CLRGCLKOFF BSP_BIT32(0)
264
265
266
/*---------------------TMS570_SYS1_GHVSRC---------------------*/
267
/* field: GHVWAKE - GCLK, HCLK, VCLK, VCLK2 source on wakeup. */
268
#define TMS570_SYS1_GHVSRC_GHVWAKE(val) BSP_FLD32(val,24, 27)
269
#define TMS570_SYS1_GHVSRC_GHVWAKE_GET(reg) BSP_FLD32GET(reg,24, 27)
270
#define TMS570_SYS1_GHVSRC_GHVWAKE_SET(reg,val) BSP_FLD32SET(reg, val,24, 27)
271
272
/* field: HVLPM - HCLK, VCLK, VCLK2 source on wakeup when GCLK is turned off. */
273
#define TMS570_SYS1_GHVSRC_HVLPM(val) BSP_FLD32(val,16, 19)
274
#define TMS570_SYS1_GHVSRC_HVLPM_GET(reg) BSP_FLD32GET(reg,16, 19)
275
#define TMS570_SYS1_GHVSRC_HVLPM_SET(reg,val) BSP_FLD32SET(reg, val,16, 19)
276
277
/* field: GHVSRC - GCLK, HCLK, VCLK, VCLK2 current source. */
278
#define TMS570_SYS1_GHVSRC_GHVSRC(val) BSP_FLD32(val,0, 3)
279
#define TMS570_SYS1_GHVSRC_GHVSRC_GET(reg) BSP_FLD32GET(reg,0, 3)
280
#define TMS570_SYS1_GHVSRC_GHVSRC_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
281
282
283
/*--------------------TMS570_SYS1_VCLKASRC--------------------*/
284
/* field: VCLKA2S - Peripheral asynchronous clock2 source. */
285
#define TMS570_SYS1_VCLKASRC_VCLKA2S(val) BSP_FLD32(val,8, 11)
286
#define TMS570_SYS1_VCLKASRC_VCLKA2S_GET(reg) BSP_FLD32GET(reg,8, 11)
287
#define TMS570_SYS1_VCLKASRC_VCLKA2S_SET(reg,val) BSP_FLD32SET(reg, val,8, 11)
288
289
/* field: VCLKA1S - Peripheral asynchronous clock1 source. */
290
#define TMS570_SYS1_VCLKASRC_VCLKA1S(val) BSP_FLD32(val,0, 3)
291
#define TMS570_SYS1_VCLKASRC_VCLKA1S_GET(reg) BSP_FLD32GET(reg,0, 3)
292
#define TMS570_SYS1_VCLKASRC_VCLKA1S_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
293
294
295
/*--------------------TMS570_SYS1_RCLKSRC--------------------*/
296
/* field: RTI1DIV - RTI clock1 Divider. */
297
#define TMS570_SYS1_RCLKSRC_RTI1DIV(val) BSP_FLD32(val,8, 9)
298
#define TMS570_SYS1_RCLKSRC_RTI1DIV_GET(reg) BSP_FLD32GET(reg,8, 9)
299
#define TMS570_SYS1_RCLKSRC_RTI1DIV_SET(reg,val) BSP_FLD32SET(reg, val,8, 9)
300
301
/* field: RTI1SRC - RTI clock1 source. */
302
#define TMS570_SYS1_RCLKSRC_RTI1SRC(val) BSP_FLD32(val,0, 3)
303
#define TMS570_SYS1_RCLKSRC_RTI1SRC_GET(reg) BSP_FLD32GET(reg,0, 3)
304
#define TMS570_SYS1_RCLKSRC_RTI1SRC_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
305
306
307
/*--------------------TMS570_SYS1_CSVSTAT--------------------*/
308
/* field: CLKSRV - Clock source[7-0] valid. */
309
#define TMS570_SYS1_CSVSTAT_CLKSRV(val) BSP_FLD32(val,3, 7)
310
#define TMS570_SYS1_CSVSTAT_CLKSRV_GET(reg) BSP_FLD32GET(reg,3, 7)
311
#define TMS570_SYS1_CSVSTAT_CLKSRV_SET(reg,val) BSP_FLD32SET(reg, val,3, 7)
312
313
/* field: CLKSR - Clock source[1-0] valid. */
314
#define TMS570_SYS1_CSVSTAT_CLKSR(val) BSP_FLD32(val,0, 1)
315
#define TMS570_SYS1_CSVSTAT_CLKSR_GET(reg) BSP_FLD32GET(reg,0, 1)
316
#define TMS570_SYS1_CSVSTAT_CLKSR_SET(reg,val) BSP_FLD32SET(reg, val,0, 1)
317
318
319
/*---------------------TMS570_SYS1_MSTGCR---------------------*/
320
/* field: ROM_DIV - Prescaler divider bits for ROM clock source. */
321
#define TMS570_SYS1_MSTGCR_ROM_DIV(val) BSP_FLD32(val,8, 9)
322
#define TMS570_SYS1_MSTGCR_ROM_DIV_GET(reg) BSP_FLD32GET(reg,8, 9)
323
#define TMS570_SYS1_MSTGCR_ROM_DIV_SET(reg,val) BSP_FLD32SET(reg, val,8, 9)
324
325
/* field: MSTGENA - Memory self-test controller global enable key */
326
#define TMS570_SYS1_MSTGCR_MSTGENA(val) BSP_FLD32(val,0, 3)
327
#define TMS570_SYS1_MSTGCR_MSTGENA_GET(reg) BSP_FLD32GET(reg,0, 3)
328
#define TMS570_SYS1_MSTGCR_MSTGENA_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
329
330
331
/*--------------------TMS570_SYS1_MINITGCR--------------------*/
332
/* field: MINITGENA - Memory hardware initialization global enable key. */
333
#define TMS570_SYS1_MINITGCR_MINITGENA(val) BSP_FLD32(val,0, 3)
334
#define TMS570_SYS1_MINITGCR_MINITGENA_GET(reg) BSP_FLD32GET(reg,0, 3)
335
#define TMS570_SYS1_MINITGCR_MINITGENA_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
336
337
338
/*---------------------TMS570_SYS1_MSIENA---------------------*/
339
/* field: MSIENA - PBIST controller and memory initialization enable register. */
340
/* Whole 32 bits */
341
342
/*-------------------TMS570_SYS1_MSTCGSTAT-------------------*/
343
/* field: MINIDONE - Memory hardware initialization complete status. */
344
#define TMS570_SYS1_MSTCGSTAT_MINIDONE BSP_BIT32(8)
345
346
/* field: MSTDONE - Memory self-test run complete status. */
347
#define TMS570_SYS1_MSTCGSTAT_MSTDONE BSP_BIT32(0)
348
349
350
/*--------------------TMS570_SYS1_MINISTAT--------------------*/
351
/* field: MIDONE - Memory hardware initialization status bit. */
352
/* Whole 32 bits */
353
354
/*--------------------TMS570_SYS1_PLLCTL1--------------------*/
355
/* field: ROS - Reset on PLL Slip */
356
#define TMS570_SYS1_PLLCTL1_ROS BSP_BIT32(31)
357
358
/* field: BPOS - Bypass of PLL Slip */
359
#define TMS570_SYS1_PLLCTL1_BPOS(val) BSP_FLD32(val,29, 30)
360
#define TMS570_SYS1_PLLCTL1_BPOS_GET(reg) BSP_FLD32GET(reg,29, 30)
361
#define TMS570_SYS1_PLLCTL1_BPOS_SET(reg,val) BSP_FLD32SET(reg, val,29, 30)
362
363
/* field: MASK_SLIP - Mask detection of PLL slip */
364
#define TMS570_SYS1_PLLCTL1_MASK_SLIP(val) BSP_FLD32(val,29, 30)
365
#define TMS570_SYS1_PLLCTL1_MASK_SLIP_GET(reg) BSP_FLD32GET(reg,29, 30)
366
#define TMS570_SYS1_PLLCTL1_MASK_SLIP_SET(reg,val) BSP_FLD32SET(reg, val,29, 30)
367
368
/* field: PLLDIV - PLL Output Clock Divider */
369
#define TMS570_SYS1_PLLCTL1_PLLDIV(val) BSP_FLD32(val,24, 28)
370
#define TMS570_SYS1_PLLCTL1_PLLDIV_GET(reg) BSP_FLD32GET(reg,24, 28)
371
#define TMS570_SYS1_PLLCTL1_PLLDIV_SET(reg,val) BSP_FLD32SET(reg, val,24, 28)
372
373
/* field: ROF - Reset on Oscillator Fail */
374
#define TMS570_SYS1_PLLCTL1_ROF BSP_BIT32(23)
375
376
/* field: REFCLKDIV - Reference Clock Divider */
377
#define TMS570_SYS1_PLLCTL1_REFCLKDIV(val) BSP_FLD32(val,16, 21)
378
#define TMS570_SYS1_PLLCTL1_REFCLKDIV_GET(reg) BSP_FLD32GET(reg,16, 21)
379
#define TMS570_SYS1_PLLCTL1_REFCLKDIV_SET(reg,val) BSP_FLD32SET(reg, val,16, 21)
380
381
/* field: PLLMUL - PLL Multiplication Factor */
382
#define TMS570_SYS1_PLLCTL1_PLLMUL(val) BSP_FLD32(val,0, 15)
383
#define TMS570_SYS1_PLLCTL1_PLLMUL_GET(reg) BSP_FLD32GET(reg,0, 15)
384
#define TMS570_SYS1_PLLCTL1_PLLMUL_SET(reg,val) BSP_FLD32SET(reg, val,0, 15)
385
386
387
/*--------------------TMS570_SYS1_PLLCTL2--------------------*/
388
/* field: FMENA - Frequency Modulation Enable. */
389
#define TMS570_SYS1_PLLCTL2_FMENA BSP_BIT32(31)
390
391
/* field: SPREADINGRATE - NS = SPREADINGRATE + 1 */
392
#define TMS570_SYS1_PLLCTL2_SPREADINGRATE(val) BSP_FLD32(val,22, 30)
393
#define TMS570_SYS1_PLLCTL2_SPREADINGRATE_GET(reg) BSP_FLD32GET(reg,22, 30)
394
#define TMS570_SYS1_PLLCTL2_SPREADINGRATE_SET(reg,val) BSP_FLD32SET(reg, val,22, 30)
395
396
/* field: MULMOD - Multiplier Correction when Frequency Modulation is enabled. */
397
#define TMS570_SYS1_PLLCTL2_MULMOD(val) BSP_FLD32(val,12, 20)
398
#define TMS570_SYS1_PLLCTL2_MULMOD_GET(reg) BSP_FLD32GET(reg,12, 20)
399
#define TMS570_SYS1_PLLCTL2_MULMOD_SET(reg,val) BSP_FLD32SET(reg, val,12, 20)
400
401
/* field: ODPLL - Internal PLL Output Divider. */
402
#define TMS570_SYS1_PLLCTL2_ODPLL(val) BSP_FLD32(val,9, 11)
403
#define TMS570_SYS1_PLLCTL2_ODPLL_GET(reg) BSP_FLD32GET(reg,9, 11)
404
#define TMS570_SYS1_PLLCTL2_ODPLL_SET(reg,val) BSP_FLD32SET(reg, val,9, 11)
405
406
/* field: SPR_AMOUNT - Spreading Amount. */
407
#define TMS570_SYS1_PLLCTL2_SPR_AMOUNT(val) BSP_FLD32(val,0, 8)
408
#define TMS570_SYS1_PLLCTL2_SPR_AMOUNT_GET(reg) BSP_FLD32GET(reg,0, 8)
409
#define TMS570_SYS1_PLLCTL2_SPR_AMOUNT_SET(reg,val) BSP_FLD32SET(reg, val,0, 8)
410
411
412
/*--------------------TMS570_SYS1_PLLCTL3--------------------*/
413
/* field: ODPLL2 - Internal PLL Output Divider. */
414
#define TMS570_SYS1_PLLCTL3_ODPLL2(val) BSP_FLD32(val, 29, 31)
415
#define TMS570_SYS1_PLLCTL3_ODPLL2_GET(reg) BSP_FLD32GET(reg, 29, 31)
416
#define TMS570_SYS1_PLLCTL3_ODPLL2_SET(reg,val) BSP_FLD32SET(reg, val, 29, 31)
417
418
/* field: PLLDIV2 - PLL2 Output Clock Divider. */
419
#define TMS570_SYS1_PLLCTL3_PLLDIV2(val) BSP_FLD32(val, 24, 28)
420
#define TMS570_SYS1_PLLCTL3_PLLDIV2_GET(reg) BSP_FLD32GET(reg, 24, 28)
421
#define TMS570_SYS1_PLLCTL3_PLLDIV2_SET(reg,val) BSP_FLD32SET(reg, val, 24, 28)
422
423
/* field: REFCLKDIV2 - Reference Clock Divider. */
424
#define TMS570_SYS1_PLLCTL3_REFCLKDIV2(val) BSP_FLD32(val, 16, 21)
425
#define TMS570_SYS1_PLLCTL3_REFCLKDIV2_GET(reg) BSP_FLD32GET(reg, 16, 21)
426
#define TMS570_SYS1_PLLCTL3_REFCLKDIV2_SET(reg,val) BSP_FLD32SET(reg, val, 16, 21)
427
428
/* field: PLLMUL2 - PLL2 Multiplication Factor. */
429
#define TMS570_SYS1_PLLCTL3_PLLMUL2(val) BSP_FLD32(val, 0, 15)
430
#define TMS570_SYS1_PLLCTL3_PLLMUL2_GET(reg) BSP_FLD32GET(reg, 0, 15)
431
#define TMS570_SYS1_PLLCTL3_PLLMUL2_SET(reg,val) BSP_FLD32SET(reg, val, 0, 15)
432
433
434
/*--------------------TMS570_SYS1_SYSPC10--------------------*/
435
/* field: ECPCLK_SLEW - ECPCLK slew control. This bit controls between the fast or slow slew mode. */
436
#define TMS570_SYS1_SYSPC10_ECPCLK_SLEW BSP_BIT32(0)
437
438
439
/*---------------------TMS570_SYS1_DIEIDL---------------------*/
440
/* field: LOT - These read only bits contain the lower 10 bits of the device lot number. */
441
#define TMS570_SYS1_DIEIDL_LOT(val) BSP_FLD32(val,22, 31)
442
#define TMS570_SYS1_DIEIDL_LOT_GET(reg) BSP_FLD32GET(reg,22, 31)
443
#define TMS570_SYS1_DIEIDL_LOT_SET(reg,val) BSP_FLD32SET(reg, val,22, 31)
444
445
/* field: WAFER - These read only bits contain the wafer number of the device. */
446
#define TMS570_SYS1_DIEIDL_WAFER(val) BSP_FLD32(val,16, 21)
447
#define TMS570_SYS1_DIEIDL_WAFER_GET(reg) BSP_FLD32GET(reg,16, 21)
448
#define TMS570_SYS1_DIEIDL_WAFER_SET(reg,val) BSP_FLD32SET(reg, val,16, 21)
449
450
/* field: Y_WAFER_COORDINATE - These read only bits contain the Y wafer coordinate of the device */
451
#define TMS570_SYS1_DIEIDL_Y_WAFER_COORDINATE(val) BSP_FLD32(val,8, 15)
452
#define TMS570_SYS1_DIEIDL_Y_WAFER_COORDINATE_GET(reg) BSP_FLD32GET(reg,8, 15)
453
#define TMS570_SYS1_DIEIDL_Y_WAFER_COORDINATE_SET(reg,val) BSP_FLD32SET(reg, val,8, 15)
454
455
/* field: X_WAFER_COORDINATE - These read only bits contain the X wafer coordinate of the device */
456
#define TMS570_SYS1_DIEIDL_X_WAFER_COORDINATE(val) BSP_FLD32(val,0, 7)
457
#define TMS570_SYS1_DIEIDL_X_WAFER_COORDINATE_GET(reg) BSP_FLD32GET(reg,0, 7)
458
#define TMS570_SYS1_DIEIDL_X_WAFER_COORDINATE_SET(reg,val) BSP_FLD32SET(reg, val,0, 7)
459
460
461
/*---------------------TMS570_SYS1_DIEIDH---------------------*/
462
/* field: LOT - This read-only register contains the upper 14 bits of the device lot number. */
463
#define TMS570_SYS1_DIEIDH_LOT(val) BSP_FLD32(val,0, 13)
464
#define TMS570_SYS1_DIEIDH_LOT_GET(reg) BSP_FLD32GET(reg,0, 13)
465
#define TMS570_SYS1_DIEIDH_LOT_SET(reg,val) BSP_FLD32SET(reg, val,0, 13)
466
467
468
/*-------------------TMS570_SYS1_LPOMONCTL-------------------*/
469
/* field: BIAS_ENABLE - Bias enable. */
470
#define TMS570_SYS1_LPOMONCTL_BIAS_ENABLE BSP_BIT32(24)
471
472
/* field: OSCFRQCONFIGCNT - Configures the counter based on OSC frequency. */
473
#define TMS570_SYS1_LPOMONCTL_OSCFRQCONFIGCNT BSP_BIT32(16)
474
475
/* field: HFTRIM - High frequency oscillator trim value. */
476
#define TMS570_SYS1_LPOMONCTL_HFTRIM(val) BSP_FLD32(val,8, 12)
477
#define TMS570_SYS1_LPOMONCTL_HFTRIM_GET(reg) BSP_FLD32GET(reg,8, 12)
478
#define TMS570_SYS1_LPOMONCTL_HFTRIM_SET(reg,val) BSP_FLD32SET(reg, val,8, 12)
479
480
481
/*--------------------TMS570_SYS1_CLKTEST--------------------*/
482
/* field: ALTLIMPCLOCKENABLE - This bit selects a clock driven by the GIOB[0] pin as an alternate limp clock to the clock */
483
#define TMS570_SYS1_CLKTEST_ALTLIMPCLOCKENABLE BSP_BIT32(26)
484
485
/* field: RANGEDETCTRL - Range detection control. */
486
#define TMS570_SYS1_CLKTEST_RANGEDETCTRL BSP_BIT32(25)
487
488
/* field: RANGEDETENASSEL - Selects range detection enable. This bit resets asynchronously on power on reset. */
489
#define TMS570_SYS1_CLKTEST_RANGEDETENASSEL BSP_BIT32(24)
490
491
/* field: CLK_TEST_EN - Clock test enable. This bit enables the clock going to the ECLK pin. */
492
#define TMS570_SYS1_CLKTEST_CLK_TEST_EN(val) BSP_FLD32(val,16, 19)
493
#define TMS570_SYS1_CLKTEST_CLK_TEST_EN_GET(reg) BSP_FLD32GET(reg,16, 19)
494
#define TMS570_SYS1_CLKTEST_CLK_TEST_EN_SET(reg,val) BSP_FLD32SET(reg, val,16, 19)
495
496
/* field: SEL_GIO_PIN - GIOB[0] pin clock source valid, clock source select */
497
#define TMS570_SYS1_CLKTEST_SEL_GIO_PIN(val) BSP_FLD32(val,8, 11)
498
#define TMS570_SYS1_CLKTEST_SEL_GIO_PIN_GET(reg) BSP_FLD32GET(reg,8, 11)
499
#define TMS570_SYS1_CLKTEST_SEL_GIO_PIN_SET(reg,val) BSP_FLD32SET(reg, val,8, 11)
500
501
/* field: SEL_ECP_PIN - ECLK pin clock source select */
502
#define TMS570_SYS1_CLKTEST_SEL_ECP_PIN(val) BSP_FLD32(val,0, 3)
503
#define TMS570_SYS1_CLKTEST_SEL_ECP_PIN_GET(reg) BSP_FLD32GET(reg,0, 3)
504
#define TMS570_SYS1_CLKTEST_SEL_ECP_PIN_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
505
506
507
/*------------------TMS570_SYS1_DFTCTRLREG1------------------*/
508
/* field: DFTWRITE - DFT logic access. */
509
#define TMS570_SYS1_DFTCTRLREG1_DFTWRITE(val) BSP_FLD32(val,12, 13)
510
#define TMS570_SYS1_DFTCTRLREG1_DFTWRITE_GET(reg) BSP_FLD32GET(reg,12, 13)
511
#define TMS570_SYS1_DFTCTRLREG1_DFTWRITE_SET(reg,val) BSP_FLD32SET(reg, val,12, 13)
512
513
/* field: DFTREAD - DFT logic access. */
514
#define TMS570_SYS1_DFTCTRLREG1_DFTREAD(val) BSP_FLD32(val,8, 9)
515
#define TMS570_SYS1_DFTCTRLREG1_DFTREAD_GET(reg) BSP_FLD32GET(reg,8, 9)
516
#define TMS570_SYS1_DFTCTRLREG1_DFTREAD_SET(reg,val) BSP_FLD32SET(reg, val,8, 9)
517
518
/* field: TEST_MODE_KEY - Test mode key. This register is for internal TI use only. */
519
#define TMS570_SYS1_DFTCTRLREG1_TEST_MODE_KEY(val) BSP_FLD32(val,0, 3)
520
#define TMS570_SYS1_DFTCTRLREG1_TEST_MODE_KEY_GET(reg) BSP_FLD32GET(reg,0, 3)
521
#define TMS570_SYS1_DFTCTRLREG1_TEST_MODE_KEY_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
522
523
524
/*------------------TMS570_SYS1_DFTCTRLREG2------------------*/
525
/* field: IMPDF - DFT Implementation defined bits. */
526
#define TMS570_SYS1_DFTCTRLREG2_IMPDF(val) BSP_FLD32(val,4, 31)
527
#define TMS570_SYS1_DFTCTRLREG2_IMPDF_GET(reg) BSP_FLD32GET(reg,4, 31)
528
#define TMS570_SYS1_DFTCTRLREG2_IMPDF_SET(reg,val) BSP_FLD32SET(reg, val,4, 31)
529
530
/* field: TEST_MODE_KEY - Test mode key. This register is for internal TI use only. */
531
#define TMS570_SYS1_DFTCTRLREG2_TEST_MODE_KEY(val) BSP_FLD32(val,0, 3)
532
#define TMS570_SYS1_DFTCTRLREG2_TEST_MODE_KEY_GET(reg) BSP_FLD32GET(reg,0, 3)
533
#define TMS570_SYS1_DFTCTRLREG2_TEST_MODE_KEY_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
534
535
536
/*---------------------TMS570_SYS1_GPREG1---------------------*/
537
/* field: EMIF_FUNC - Enable EMIF functions to be output. */
538
#define TMS570_SYS1_GPREG1_EMIF_FUNC BSP_BIT32(31)
539
540
/* field: PLL1_FBSLIP_FILTER__COUNT - FBSLIP down counter programmed value. */
541
#define TMS570_SYS1_GPREG1_PLL1_FBSLIP_FILTER__COUNT(val) BSP_FLD32(val,20, 25)
542
#define TMS570_SYS1_GPREG1_PLL1_FBSLIP_FILTER__COUNT_GET(reg) BSP_FLD32GET(reg,20, 25)
543
#define TMS570_SYS1_GPREG1_PLL1_FBSLIP_FILTER__COUNT_SET(reg,val) BSP_FLD32SET(reg, val,20, 25)
544
545
/* field: PLL1_RFSLIP_FILTER__KEY - Configures the system response when a FBSLIP is indicated by the */
546
#define TMS570_SYS1_GPREG1_PLL1_RFSLIP_FILTER__KEY(val) BSP_FLD32(val,16, 19)
547
#define TMS570_SYS1_GPREG1_PLL1_RFSLIP_FILTER__KEY_GET(reg) BSP_FLD32GET(reg,16, 19)
548
#define TMS570_SYS1_GPREG1_PLL1_RFSLIP_FILTER__KEY_SET(reg,val) BSP_FLD32SET(reg, val,16, 19)
549
550
/* field: OUTPUT_BUFFER_LOW_EMI_MODE - Control field for the low-EMI mode of output buffers for */
551
#define TMS570_SYS1_GPREG1_OUTPUT_BUFFER_LOW_EMI_MODE(val) BSP_FLD32(val,0, 15)
552
#define TMS570_SYS1_GPREG1_OUTPUT_BUFFER_LOW_EMI_MODE_GET(reg) BSP_FLD32GET(reg,0, 15)
553
#define TMS570_SYS1_GPREG1_OUTPUT_BUFFER_LOW_EMI_MODE_SET(reg,val) BSP_FLD32SET(reg, val,0, 15)
554
555
556
/*--------------------TMS570_SYS1_IMPFASTS--------------------*/
557
/* field: ECPCLKFUN - ECLK function. This bit changes the function of the ECLK pin. */
558
#define TMS570_SYS1_IMPFASTS_ECPCLKFUN BSP_BIT32(0)
559
560
561
/*--------------------TMS570_SYS1_IMPFTADD--------------------*/
562
/* field: IMPFTADD - These bits contain the fault address when an imprecise abort occurs. */
563
/* Whole 32 bits */
564
565
/*---------------------TMS570_SYS1_SSIRx---------------------*/
566
/* field: SSKEY1 - System software interrupt request key. A 075h written to these bits initiates IRQ/FIQ interrupts. */
567
#define TMS570_SYS1_SSIRx_SSKEY1(val) BSP_FLD32(val,8, 15)
568
#define TMS570_SYS1_SSIRx_SSKEY1_GET(reg) BSP_FLD32GET(reg,8, 15)
569
#define TMS570_SYS1_SSIRx_SSKEY1_SET(reg,val) BSP_FLD32SET(reg, val,8, 15)
570
571
/* field: SSDATA1 - System software interrupt data. These bits contain user read/write register bits. */
572
#define TMS570_SYS1_SSIRx_SSDATA1(val) BSP_FLD32(val,0, 7)
573
#define TMS570_SYS1_SSIRx_SSDATA1_GET(reg) BSP_FLD32GET(reg,0, 7)
574
#define TMS570_SYS1_SSIRx_SSDATA1_SET(reg,val) BSP_FLD32SET(reg, val,0, 7)
575
576
577
/*---------------------TMS570_SYS1_RAMGCR---------------------*/
578
/* field: RAM_DFT_EN - Functional mode RAM DFT (Design For Test) port enable key. */
579
#define TMS570_SYS1_RAMGCR_RAM_DFT_EN(val) BSP_FLD32(val,16, 19)
580
#define TMS570_SYS1_RAMGCR_RAM_DFT_EN_GET(reg) BSP_FLD32GET(reg,16, 19)
581
#define TMS570_SYS1_RAMGCR_RAM_DFT_EN_SET(reg,val) BSP_FLD32SET(reg, val,16, 19)
582
583
/* field: WST_AENA0 - eSRAM data phase wait state enable bit. */
584
#define TMS570_SYS1_RAMGCR_WST_AENA0 BSP_BIT32(2)
585
586
/* field: WST_DENA0 - eSRAM data phase wait state enable bit. */
587
#define TMS570_SYS1_RAMGCR_WST_DENA0 BSP_BIT32(0)
588
589
590
/*---------------------TMS570_SYS1_BMMCR1---------------------*/
591
/* field: MEMSW - Memory swap key. */
592
#define TMS570_SYS1_BMMCR1_MEMSW(val) BSP_FLD32(val,0, 3)
593
#define TMS570_SYS1_BMMCR1_MEMSW_GET(reg) BSP_FLD32GET(reg,0, 3)
594
#define TMS570_SYS1_BMMCR1_MEMSW_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
595
596
597
/*--------------------TMS570_SYS1_CPURSTCR--------------------*/
598
/* field: CPU_RESET - CPU Reset. */
599
#define TMS570_SYS1_CPURSTCR_CPU_RESET BSP_BIT32(0)
600
601
602
/*--------------------TMS570_SYS1_CLKCNTL--------------------*/
603
/* field: VCLK2R - VBUS clock2 ratio. */
604
#define TMS570_SYS1_CLKCNTL_VCLK2R(val) BSP_FLD32(val,24, 27)
605
#define TMS570_SYS1_CLKCNTL_VCLK2R_GET(reg) BSP_FLD32GET(reg,24, 27)
606
#define TMS570_SYS1_CLKCNTL_VCLK2R_SET(reg,val) BSP_FLD32SET(reg, val,24, 27)
607
608
/* field: VCLKR - VBUS clock ratio. */
609
#define TMS570_SYS1_CLKCNTL_VCLKR(val) BSP_FLD32(val,16, 19)
610
#define TMS570_SYS1_CLKCNTL_VCLKR_GET(reg) BSP_FLD32GET(reg,16, 19)
611
#define TMS570_SYS1_CLKCNTL_VCLKR_SET(reg,val) BSP_FLD32SET(reg, val,16, 19)
612
613
/* field: PENA - Peripheral enable bit. */
614
#define TMS570_SYS1_CLKCNTL_PENA BSP_BIT32(8)
615
616
617
/*--------------------TMS570_SYS1_ECPCNTL--------------------*/
618
/* field: ECPSSEL - This bit allows the selection between VCLK and OSCIN as the clock source for ECLK. */
619
#define TMS570_SYS1_ECPCNTL_ECPSSEL BSP_BIT32(24)
620
621
/* field: ECPCOS - ECP continue on suspend. */
622
#define TMS570_SYS1_ECPCNTL_ECPCOS BSP_BIT32(23)
623
624
/* field: ECPINSEL - Select ECP input clock source. */
625
#define TMS570_SYS1_ECPCNTL_ECPINSEL(val) BSP_FLD32(val,6, 17)
626
#define TMS570_SYS1_ECPCNTL_ECPINSEL_GET(reg) BSP_FLD32GET(reg,6, 17)
627
#define TMS570_SYS1_ECPCNTL_ECPINSEL_SET(reg,val) BSP_FLD32SET(reg, val,6, 17)
628
629
/* field: ECPDIV - ECP divider value. */
630
#define TMS570_SYS1_ECPCNTL_ECPDIV(val) BSP_FLD32(val,0, 15)
631
#define TMS570_SYS1_ECPCNTL_ECPDIV_GET(reg) BSP_FLD32GET(reg,0, 15)
632
#define TMS570_SYS1_ECPCNTL_ECPDIV_SET(reg,val) BSP_FLD32SET(reg, val,0, 15)
633
634
635
/*---------------------TMS570_SYS1_DEVCR1---------------------*/
636
/* field: DEVPARSEL - Device parity select bit key. */
637
#define TMS570_SYS1_DEVCR1_DEVPARSEL(val) BSP_FLD32(val,0, 3)
638
#define TMS570_SYS1_DEVCR1_DEVPARSEL_GET(reg) BSP_FLD32GET(reg,0, 3)
639
#define TMS570_SYS1_DEVCR1_DEVPARSEL_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
640
641
642
/*---------------------TMS570_SYS1_SYSECR---------------------*/
643
/* field: RESET - Software reset bits. Setting RESET1 or clearing RESET0 causes a system software reset. */
644
#define TMS570_SYS1_SYSECR_RESET(val) BSP_FLD32(val,14, 15)
645
#define TMS570_SYS1_SYSECR_RESET_GET(reg) BSP_FLD32GET(reg,14, 15)
646
#define TMS570_SYS1_SYSECR_RESET_SET(reg,val) BSP_FLD32SET(reg, val,14, 15)
647
648
649
/*---------------------TMS570_SYS1_SYSESR---------------------*/
650
/* field: PORST - Power-up reset. This bit is set when VCCOR (VCC Out of Range) is detected. */
651
#define TMS570_SYS1_SYSESR_PORST BSP_BIT32(15)
652
653
/* field: OSCRST - Reset caused by an oscillator failure or PLL cycle slip. */
654
#define TMS570_SYS1_SYSESR_OSCRST BSP_BIT32(14)
655
656
/* field: WDRST - Watchdog reset flag. */
657
#define TMS570_SYS1_SYSESR_WDRST BSP_BIT32(13)
658
659
#if TMS570_VARIANT == 4357
660
661
/* field: DBGRST - Debug reset flag. */
662
#define TMS570_SYS1_SYSESR_DBGRST BSP_BIT32(11)
663
664
/* field: ICSTRST - Interconnect reset flag. */
665
#define TMS570_SYS1_SYSESR_ICSTRST BSP_BIT32(7)
666
667
#endif
668
669
/* field: CPURST - CPU reset flag. This bit is set when the CPU is reset. */
670
#define TMS570_SYS1_SYSESR_CPURST BSP_BIT32(5)
671
672
/* field: SWRST - Software reset flag. This bit is set when a software system reset has occurred. */
673
#define TMS570_SYS1_SYSESR_SWRST BSP_BIT32(4)
674
675
/* field: EXTRST - External reset flag. This bit is set when a reset is caused by the external reset pin nRST. */
676
#define TMS570_SYS1_SYSESR_EXTRST BSP_BIT32(3)
677
678
/* field: MPMODE - This indicates the current memory protection unit (MPU) mode. */
679
#define TMS570_SYS1_SYSESR_MPMODE BSP_BIT32(0)
680
681
682
/*--------------------TMS570_SYS1_SYSTASR--------------------*/
683
/* field: EFUSE_Abort - Test Abort status flag. */
684
#define TMS570_SYS1_SYSTASR_EFUSE_Abort(val) BSP_FLD32(val,0, 4)
685
#define TMS570_SYS1_SYSTASR_EFUSE_Abort_GET(reg) BSP_FLD32GET(reg,0, 4)
686
#define TMS570_SYS1_SYSTASR_EFUSE_Abort_SET(reg,val) BSP_FLD32SET(reg, val,0, 4)
687
688
689
/*--------------------TMS570_SYS1_GLBSTAT--------------------*/
690
/* field: FBSLIP - PLL over cycle slip detection. */
691
#define TMS570_SYS1_GLBSTAT_FBSLIP BSP_BIT32(9)
692
693
/* field: RFSLIP - PLL under cycle slip detection. */
694
#define TMS570_SYS1_GLBSTAT_RFSLIP BSP_BIT32(8)
695
696
/* field: OSCFAIL - Oscillator fail flag bit. */
697
#define TMS570_SYS1_GLBSTAT_OSCFAIL BSP_BIT32(0)
698
699
700
/*---------------------TMS570_SYS1_DEVID---------------------*/
701
/* field: CP15 - CP15 CPU. This bit indicates whether the CPU has a coprocessor 15 (CP15). */
702
#define TMS570_SYS1_DEVID_CP15 BSP_BIT32(31)
703
704
/* field: TECH - These bits define the process technology by which the device was manufactured. */
705
#define TMS570_SYS1_DEVID_TECH(val) BSP_FLD32(val,13, 16)
706
#define TMS570_SYS1_DEVID_TECH_GET(reg) BSP_FLD32GET(reg,13, 16)
707
#define TMS570_SYS1_DEVID_TECH_SET(reg,val) BSP_FLD32SET(reg, val,13, 16)
708
709
/* field: I_O_VOLTAGE - Input/output voltage. This bit defines the I/O voltage of the device. */
710
#define TMS570_SYS1_DEVID_I_O_VOLTAGE BSP_BIT32(12)
711
712
/* field: PERIPHERAL_PARITY - The peripheral memories have no parity. */
713
#define TMS570_SYS1_DEVID_PERIPHERAL_PARITY BSP_BIT32(11)
714
715
/* field: FLASH_ECC - These bits indicate which parity is present for the program memory. */
716
#define TMS570_SYS1_DEVID_FLASH_ECC(val) BSP_FLD32(val,9, 10)
717
#define TMS570_SYS1_DEVID_FLASH_ECC_GET(reg) BSP_FLD32GET(reg,9, 10)
718
#define TMS570_SYS1_DEVID_FLASH_ECC_SET(reg,val) BSP_FLD32SET(reg, val,9, 10)
719
720
/* field: RAM_ECC - RAM ECC. This bit indicates whether or not RAM memory ECC is present. */
721
#define TMS570_SYS1_DEVID_RAM_ECC BSP_BIT32(8)
722
723
/* field: VERSION - Version. These bits provide the revision of the device. */
724
#define TMS570_SYS1_DEVID_VERSION(val) BSP_FLD32(val,3, 7)
725
#define TMS570_SYS1_DEVID_VERSION_GET(reg) BSP_FLD32GET(reg,3, 7)
726
#define TMS570_SYS1_DEVID_VERSION_SET(reg,val) BSP_FLD32SET(reg, val,3, 7)
727
728
/* field: PLATFORM_ID - The device is part of the TMS570Px family. The TMS570Px ID is always 5h. */
729
#define TMS570_SYS1_DEVID_PLATFORM_ID(val) BSP_FLD32(val,0, 2)
730
#define TMS570_SYS1_DEVID_PLATFORM_ID_GET(reg) BSP_FLD32GET(reg,0, 2)
731
#define TMS570_SYS1_DEVID_PLATFORM_ID_SET(reg,val) BSP_FLD32SET(reg, val,0, 2)
732
733
734
/*---------------------TMS570_SYS1_SSIVEC---------------------*/
735
/* field: SSIDATA - System software interrupt data key. */
736
#define TMS570_SYS1_SSIVEC_SSIDATA(val) BSP_FLD32(val,8, 15)
737
#define TMS570_SYS1_SSIVEC_SSIDATA_GET(reg) BSP_FLD32GET(reg,8, 15)
738
#define TMS570_SYS1_SSIVEC_SSIDATA_SET(reg,val) BSP_FLD32SET(reg, val,8, 15)
739
740
/* field: SSIVECT - These bits contain the source for the system software interrupt. */
741
#define TMS570_SYS1_SSIVEC_SSIVECT(val) BSP_FLD32(val,0, 7)
742
#define TMS570_SYS1_SSIVEC_SSIVECT_GET(reg) BSP_FLD32GET(reg,0, 7)
743
#define TMS570_SYS1_SSIVEC_SSIVECT_SET(reg,val) BSP_FLD32SET(reg, val,0, 7)
744
745
746
/*----------------------TMS570_SYS1_SSIF----------------------*/
747
/* field: SSI_FLAG - System software interrupt flag[4-1]. */
748
#define TMS570_SYS1_SSIF_SSI_FLAG(val) BSP_FLD32(val,0, 3)
749
#define TMS570_SYS1_SSIF_SSI_FLAG_GET(reg) BSP_FLD32GET(reg,0, 3)
750
#define TMS570_SYS1_SSIF_SSI_FLAG_SET(reg,val) BSP_FLD32SET(reg, val,0, 3)
751
752
753
754
#endif
/* LIBBSP_ARM_TMS570_SYS1 */
utility.h
This header file provides utility macros for BSPs.
tms570_sys1_t
Definition:
reg_sys.h:54
Generated by
1.9.6
1.9.6