RTEMS 6.1-rc2
Loading...
Searching...
No Matches
stm32h735xx.h
Go to the documentation of this file.
1
33#ifndef STM32H735xx_H
34#define STM32H735xx_H
35
36#ifdef __cplusplus
37 extern "C" {
38#endif /* __cplusplus */
39
48typedef enum
49{
50/****** Cortex-M Processor Exceptions Numbers *****************************************************************/
51 NonMaskableInt_IRQn = -14,
52 HardFault_IRQn = -13,
53 MemoryManagement_IRQn = -12,
54 BusFault_IRQn = -11,
55 UsageFault_IRQn = -10,
56 SVCall_IRQn = -5,
57 DebugMonitor_IRQn = -4,
58 PendSV_IRQn = -2,
59 SysTick_IRQn = -1,
60/****** STM32 specific Interrupt Numbers **********************************************************************/
61 WWDG_IRQn = 0,
62 PVD_AVD_IRQn = 1,
63 TAMP_STAMP_IRQn = 2,
64 RTC_WKUP_IRQn = 3,
65 FLASH_IRQn = 4,
66 RCC_IRQn = 5,
67 EXTI0_IRQn = 6,
68 EXTI1_IRQn = 7,
69 EXTI2_IRQn = 8,
70 EXTI3_IRQn = 9,
71 EXTI4_IRQn = 10,
72 DMA1_Stream0_IRQn = 11,
73 DMA1_Stream1_IRQn = 12,
74 DMA1_Stream2_IRQn = 13,
75 DMA1_Stream3_IRQn = 14,
76 DMA1_Stream4_IRQn = 15,
77 DMA1_Stream5_IRQn = 16,
78 DMA1_Stream6_IRQn = 17,
79 ADC_IRQn = 18,
80 FDCAN1_IT0_IRQn = 19,
81 FDCAN2_IT0_IRQn = 20,
82 FDCAN1_IT1_IRQn = 21,
83 FDCAN2_IT1_IRQn = 22,
84 EXTI9_5_IRQn = 23,
85 TIM1_BRK_IRQn = 24,
86 TIM1_UP_IRQn = 25,
87 TIM1_TRG_COM_IRQn = 26,
88 TIM1_CC_IRQn = 27,
89 TIM2_IRQn = 28,
90 TIM3_IRQn = 29,
91 TIM4_IRQn = 30,
92 I2C1_EV_IRQn = 31,
93 I2C1_ER_IRQn = 32,
94 I2C2_EV_IRQn = 33,
95 I2C2_ER_IRQn = 34,
96 SPI1_IRQn = 35,
97 SPI2_IRQn = 36,
98 USART1_IRQn = 37,
99 USART2_IRQn = 38,
100 USART3_IRQn = 39,
101 EXTI15_10_IRQn = 40,
102 RTC_Alarm_IRQn = 41,
103 TIM8_BRK_TIM12_IRQn = 43,
104 TIM8_UP_TIM13_IRQn = 44,
105 TIM8_TRG_COM_TIM14_IRQn = 45,
106 TIM8_CC_IRQn = 46,
107 DMA1_Stream7_IRQn = 47,
108 FMC_IRQn = 48,
109 SDMMC1_IRQn = 49,
110 TIM5_IRQn = 50,
111 SPI3_IRQn = 51,
112 UART4_IRQn = 52,
113 UART5_IRQn = 53,
114 TIM6_DAC_IRQn = 54,
115 TIM7_IRQn = 55,
116 DMA2_Stream0_IRQn = 56,
117 DMA2_Stream1_IRQn = 57,
118 DMA2_Stream2_IRQn = 58,
119 DMA2_Stream3_IRQn = 59,
120 DMA2_Stream4_IRQn = 60,
121 ETH_IRQn = 61,
122 ETH_WKUP_IRQn = 62,
123 FDCAN_CAL_IRQn = 63,
124 DMA2_Stream5_IRQn = 68,
125 DMA2_Stream6_IRQn = 69,
126 DMA2_Stream7_IRQn = 70,
127 USART6_IRQn = 71,
128 I2C3_EV_IRQn = 72,
129 I2C3_ER_IRQn = 73,
130 OTG_HS_EP1_OUT_IRQn = 74,
131 OTG_HS_EP1_IN_IRQn = 75,
132 OTG_HS_WKUP_IRQn = 76,
133 OTG_HS_IRQn = 77,
134 DCMI_PSSI_IRQn = 78,
135 CRYP_IRQn = 79,
136 HASH_RNG_IRQn = 80,
137 FPU_IRQn = 81,
138 UART7_IRQn = 82,
139 UART8_IRQn = 83,
140 SPI4_IRQn = 84,
141 SPI5_IRQn = 85,
142 SPI6_IRQn = 86,
143 SAI1_IRQn = 87,
144 LTDC_IRQn = 88,
145 LTDC_ER_IRQn = 89,
146 DMA2D_IRQn = 90,
147 OCTOSPI1_IRQn = 92,
148 LPTIM1_IRQn = 93,
149 CEC_IRQn = 94,
150 I2C4_EV_IRQn = 95,
151 I2C4_ER_IRQn = 96,
152 SPDIF_RX_IRQn = 97,
153 DMAMUX1_OVR_IRQn = 102,
154 DFSDM1_FLT0_IRQn = 110,
155 DFSDM1_FLT1_IRQn = 111,
156 DFSDM1_FLT2_IRQn = 112,
157 DFSDM1_FLT3_IRQn = 113,
158 SWPMI1_IRQn = 115,
159 TIM15_IRQn = 116,
160 TIM16_IRQn = 117,
161 TIM17_IRQn = 118,
162 MDIOS_WKUP_IRQn = 119,
163 MDIOS_IRQn = 120,
164 MDMA_IRQn = 122,
165 SDMMC2_IRQn = 124,
166 HSEM1_IRQn = 125,
167 ADC3_IRQn = 127,
168 DMAMUX2_OVR_IRQn = 128,
169 BDMA_Channel0_IRQn = 129,
170 BDMA_Channel1_IRQn = 130,
171 BDMA_Channel2_IRQn = 131,
172 BDMA_Channel3_IRQn = 132,
173 BDMA_Channel4_IRQn = 133,
174 BDMA_Channel5_IRQn = 134,
175 BDMA_Channel6_IRQn = 135,
176 BDMA_Channel7_IRQn = 136,
177 COMP_IRQn = 137 ,
178 LPTIM2_IRQn = 138,
179 LPTIM3_IRQn = 139,
180 LPTIM4_IRQn = 140,
181 LPTIM5_IRQn = 141,
182 LPUART1_IRQn = 142,
183 CRS_IRQn = 144,
184 ECC_IRQn = 145,
185 SAI4_IRQn = 146,
186 DTS_IRQn = 147,
187 WAKEUP_PIN_IRQn = 149,
188 OCTOSPI2_IRQn = 150,
189 OTFDEC1_IRQn = 151,
190 OTFDEC2_IRQn = 152,
191 FMAC_IRQn = 153,
192 CORDIC_IRQn = 154,
193 UART9_IRQn = 155,
194 USART10_IRQn = 156,
195 I2C5_EV_IRQn = 157,
196 I2C5_ER_IRQn = 158,
197 FDCAN3_IT0_IRQn = 159,
198 FDCAN3_IT1_IRQn = 160,
199 TIM23_IRQn = 161,
200 TIM24_IRQn = 162,
201} IRQn_Type;
202
211#define SMPS
218#define __CM7_REV 0x0100U
219#define __MPU_PRESENT 1U
220#define __NVIC_PRIO_BITS 4U
221#define __Vendor_SysTickConfig 0U
222#define __FPU_PRESENT 1U
223#define __ICACHE_PRESENT 1U
224#define __DCACHE_PRESENT 1U
225#include "core_cm7.h"
234#include "system_stm32h7xx.h"
235#include <stdint.h>
236
245typedef struct
246{
247 __IO uint32_t ISR;
248 __IO uint32_t IER;
249 __IO uint32_t CR;
250 __IO uint32_t CFGR;
251 __IO uint32_t CFGR2;
252 __IO uint32_t SMPR1;
253 __IO uint32_t SMPR2;
254 __IO uint32_t PCSEL_RES0;
255 __IO uint32_t LTR1_TR1;
256 __IO uint32_t HTR1_TR2;
257 __IO uint32_t RES1_TR3;
258 uint32_t RESERVED2;
259 __IO uint32_t SQR1;
260 __IO uint32_t SQR2;
261 __IO uint32_t SQR3;
262 __IO uint32_t SQR4;
263 __IO uint32_t DR;
264 uint32_t RESERVED3;
265 uint32_t RESERVED4;
266 __IO uint32_t JSQR;
267 uint32_t RESERVED5[4];
268 __IO uint32_t OFR1;
269 __IO uint32_t OFR2;
270 __IO uint32_t OFR3;
271 __IO uint32_t OFR4;
272 uint32_t RESERVED6[4];
273 __IO uint32_t JDR1;
274 __IO uint32_t JDR2;
275 __IO uint32_t JDR3;
276 __IO uint32_t JDR4;
277 uint32_t RESERVED7[4];
278 __IO uint32_t AWD2CR;
279 __IO uint32_t AWD3CR;
280 uint32_t RESERVED8;
281 uint32_t RESERVED9;
282 __IO uint32_t LTR2_DIFSEL;
283 __IO uint32_t HTR2_CALFACT;
284 __IO uint32_t LTR3_RES10;
285 __IO uint32_t HTR3_RES11;
286 __IO uint32_t DIFSEL_RES12;
287 __IO uint32_t CALFACT_RES13;
288 __IO uint32_t CALFACT2_RES14;
289} ADC_TypeDef;
290
291
292typedef struct
293{
294__IO uint32_t CSR;
295uint32_t RESERVED;
296__IO uint32_t CCR;
297__IO uint32_t CDR;
298__IO uint32_t CDR2;
300} ADC_Common_TypeDef;
301
302
307typedef struct
308{
309 __IO uint32_t CSR;
310 __IO uint32_t CCR;
311} VREFBUF_TypeDef;
312
313
318typedef struct
319{
320 __IO uint32_t CREL;
321 __IO uint32_t ENDN;
322 __IO uint32_t RESERVED1;
323 __IO uint32_t DBTP;
324 __IO uint32_t TEST;
325 __IO uint32_t RWD;
326 __IO uint32_t CCCR;
327 __IO uint32_t NBTP;
328 __IO uint32_t TSCC;
329 __IO uint32_t TSCV;
330 __IO uint32_t TOCC;
331 __IO uint32_t TOCV;
332 __IO uint32_t RESERVED2[4];
333 __IO uint32_t ECR;
334 __IO uint32_t PSR;
335 __IO uint32_t TDCR;
336 __IO uint32_t RESERVED3;
337 __IO uint32_t IR;
338 __IO uint32_t IE;
339 __IO uint32_t ILS;
340 __IO uint32_t ILE;
341 __IO uint32_t RESERVED4[8];
342 __IO uint32_t GFC;
343 __IO uint32_t SIDFC;
344 __IO uint32_t XIDFC;
345 __IO uint32_t RESERVED5;
346 __IO uint32_t XIDAM;
347 __IO uint32_t HPMS;
348 __IO uint32_t NDAT1;
349 __IO uint32_t NDAT2;
350 __IO uint32_t RXF0C;
351 __IO uint32_t RXF0S;
352 __IO uint32_t RXF0A;
353 __IO uint32_t RXBC;
354 __IO uint32_t RXF1C;
355 __IO uint32_t RXF1S;
356 __IO uint32_t RXF1A;
357 __IO uint32_t RXESC;
358 __IO uint32_t TXBC;
359 __IO uint32_t TXFQS;
360 __IO uint32_t TXESC;
361 __IO uint32_t TXBRP;
362 __IO uint32_t TXBAR;
363 __IO uint32_t TXBCR;
364 __IO uint32_t TXBTO;
365 __IO uint32_t TXBCF;
366 __IO uint32_t TXBTIE;
367 __IO uint32_t TXBCIE;
368 __IO uint32_t RESERVED6[2];
369 __IO uint32_t TXEFC;
370 __IO uint32_t TXEFS;
371 __IO uint32_t TXEFA;
372 __IO uint32_t RESERVED7;
373} FDCAN_GlobalTypeDef;
374
379typedef struct
380{
381 __IO uint32_t TTTMC;
382 __IO uint32_t TTRMC;
383 __IO uint32_t TTOCF;
384 __IO uint32_t TTMLM;
385 __IO uint32_t TURCF;
386 __IO uint32_t TTOCN;
387 __IO uint32_t TTGTP;
388 __IO uint32_t TTTMK;
389 __IO uint32_t TTIR;
390 __IO uint32_t TTIE;
391 __IO uint32_t TTILS;
392 __IO uint32_t TTOST;
393 __IO uint32_t TURNA;
394 __IO uint32_t TTLGT;
395 __IO uint32_t TTCTC;
396 __IO uint32_t TTCPT;
397 __IO uint32_t TTCSM;
398 __IO uint32_t RESERVED1[111];
399 __IO uint32_t TTTS;
400} TTCAN_TypeDef;
401
406typedef struct
407{
408 __IO uint32_t CREL;
409 __IO uint32_t CCFG;
410 __IO uint32_t CSTAT;
411 __IO uint32_t CWD;
412 __IO uint32_t IR;
413 __IO uint32_t IE;
414} FDCAN_ClockCalibrationUnit_TypeDef;
415
416
421typedef struct
422{
423 __IO uint32_t CR;
424 __IO uint32_t CFGR;
425 __IO uint32_t TXDR;
426 __IO uint32_t RXDR;
427 __IO uint32_t ISR;
428 __IO uint32_t IER;
429}CEC_TypeDef;
430
434typedef struct
435{
436 __IO uint32_t CSR;
437 __IO uint32_t WDATA;
438 __IO uint32_t RDATA;
439} CORDIC_TypeDef;
440
445typedef struct
446{
447 __IO uint32_t DR;
448 __IO uint32_t IDR;
449 __IO uint32_t CR;
450 uint32_t RESERVED2;
451 __IO uint32_t INIT;
452 __IO uint32_t POL;
453} CRC_TypeDef;
454
455
459typedef struct
460{
461__IO uint32_t CR;
462__IO uint32_t CFGR;
463__IO uint32_t ISR;
464__IO uint32_t ICR;
465} CRS_TypeDef;
466
467
472typedef struct
473{
474 __IO uint32_t CR;
475 __IO uint32_t SWTRIGR;
476 __IO uint32_t DHR12R1;
477 __IO uint32_t DHR12L1;
478 __IO uint32_t DHR8R1;
479 __IO uint32_t DHR12R2;
480 __IO uint32_t DHR12L2;
481 __IO uint32_t DHR8R2;
482 __IO uint32_t DHR12RD;
483 __IO uint32_t DHR12LD;
484 __IO uint32_t DHR8RD;
485 __IO uint32_t DOR1;
486 __IO uint32_t DOR2;
487 __IO uint32_t SR;
488 __IO uint32_t CCR;
489 __IO uint32_t MCR;
490 __IO uint32_t SHSR1;
491 __IO uint32_t SHSR2;
492 __IO uint32_t SHHR;
493 __IO uint32_t SHRR;
494} DAC_TypeDef;
495
499typedef struct
500{
501 __IO uint32_t FLTCR1;
502 __IO uint32_t FLTCR2;
503 __IO uint32_t FLTISR;
504 __IO uint32_t FLTICR;
505 __IO uint32_t FLTJCHGR;
506 __IO uint32_t FLTFCR;
507 __IO uint32_t FLTJDATAR;
508 __IO uint32_t FLTRDATAR;
509 __IO uint32_t FLTAWHTR;
510 __IO uint32_t FLTAWLTR;
511 __IO uint32_t FLTAWSR;
512 __IO uint32_t FLTAWCFR;
513 __IO uint32_t FLTEXMAX;
514 __IO uint32_t FLTEXMIN;
515 __IO uint32_t FLTCNVTIMR;
516} DFSDM_Filter_TypeDef;
517
521typedef struct
522{
523 __IO uint32_t CHCFGR1;
524 __IO uint32_t CHCFGR2;
525 __IO uint32_t CHAWSCDR;
527 __IO uint32_t CHWDATAR;
528 __IO uint32_t CHDATINR;
529} DFSDM_Channel_TypeDef;
530
534typedef struct
535{
536 __IO uint32_t IDCODE;
537 __IO uint32_t CR;
538 uint32_t RESERVED4[11];
539 __IO uint32_t APB3FZ1;
540 uint32_t RESERVED5;
541 __IO uint32_t APB1LFZ1;
542 uint32_t RESERVED6;
543 __IO uint32_t APB1HFZ1;
544 uint32_t RESERVED7;
545 __IO uint32_t APB2FZ1;
546 uint32_t RESERVED8;
547 __IO uint32_t APB4FZ1;
548 __IO uint32_t RESERVED9[990];
549 __IO uint32_t PIDR4;
550 __IO uint32_t RESERVED10[3];
551 __IO uint32_t PIDR0;
552 __IO uint32_t PIDR1;
553 __IO uint32_t PIDR2;
554 __IO uint32_t PIDR3;
555 __IO uint32_t CIDR0;
556 __IO uint32_t CIDR1;
557 __IO uint32_t CIDR2;
558 __IO uint32_t CIDR3;
559}DBGMCU_TypeDef;
564typedef struct
565{
566 __IO uint32_t CR;
567 __IO uint32_t SR;
568 __IO uint32_t RISR;
569 __IO uint32_t IER;
570 __IO uint32_t MISR;
571 __IO uint32_t ICR;
572 __IO uint32_t ESCR;
573 __IO uint32_t ESUR;
574 __IO uint32_t CWSTRTR;
575 __IO uint32_t CWSIZER;
576 __IO uint32_t DR;
577} DCMI_TypeDef;
578
583typedef struct
584{
585 __IO uint32_t CR;
586 __IO uint32_t SR;
587 __IO uint32_t RIS;
588 __IO uint32_t IER;
589 __IO uint32_t MIS;
590 __IO uint32_t ICR;
591 __IO uint32_t RESERVED1[4];
592 __IO uint32_t DR;
593 __IO uint32_t RESERVED2[241];
594 __IO uint32_t HWCFGR;
595 __IO uint32_t VERR;
596 __IO uint32_t IPIDR;
597 __IO uint32_t SIDR;
598} PSSI_TypeDef;
599
604typedef struct
605{
606 __IO uint32_t CR;
607 __IO uint32_t NDTR;
608 __IO uint32_t PAR;
609 __IO uint32_t M0AR;
610 __IO uint32_t M1AR;
611 __IO uint32_t FCR;
612} DMA_Stream_TypeDef;
613
614typedef struct
615{
616 __IO uint32_t LISR;
617 __IO uint32_t HISR;
618 __IO uint32_t LIFCR;
619 __IO uint32_t HIFCR;
620} DMA_TypeDef;
621
622typedef struct
623{
624 __IO uint32_t CCR;
625 __IO uint32_t CNDTR;
626 __IO uint32_t CPAR;
627 __IO uint32_t CM0AR;
628 __IO uint32_t CM1AR;
629} BDMA_Channel_TypeDef;
630
631typedef struct
632{
633 __IO uint32_t ISR;
634 __IO uint32_t IFCR;
635} BDMA_TypeDef;
636
637typedef struct
638{
639 __IO uint32_t CCR;
640}DMAMUX_Channel_TypeDef;
641
642typedef struct
643{
644 __IO uint32_t CSR;
645 __IO uint32_t CFR;
646}DMAMUX_ChannelStatus_TypeDef;
647
648typedef struct
649{
650 __IO uint32_t RGCR;
651}DMAMUX_RequestGen_TypeDef;
652
653typedef struct
654{
655 __IO uint32_t RGSR;
656 __IO uint32_t RGCFR;
657}DMAMUX_RequestGenStatus_TypeDef;
658
662typedef struct
663{
664 __IO uint32_t GISR0;
665}MDMA_TypeDef;
666
667typedef struct
668{
669 __IO uint32_t CISR;
670 __IO uint32_t CIFCR;
671 __IO uint32_t CESR;
672 __IO uint32_t CCR;
673 __IO uint32_t CTCR;
674 __IO uint32_t CBNDTR;
675 __IO uint32_t CSAR;
676 __IO uint32_t CDAR;
677 __IO uint32_t CBRUR;
678 __IO uint32_t CLAR;
679 __IO uint32_t CTBR;
680 uint32_t RESERVED0;
681 __IO uint32_t CMAR;
682 __IO uint32_t CMDR;
683}MDMA_Channel_TypeDef;
684
689typedef struct
690{
691 __IO uint32_t CR;
692 __IO uint32_t ISR;
693 __IO uint32_t IFCR;
694 __IO uint32_t FGMAR;
695 __IO uint32_t FGOR;
696 __IO uint32_t BGMAR;
697 __IO uint32_t BGOR;
698 __IO uint32_t FGPFCCR;
699 __IO uint32_t FGCOLR;
700 __IO uint32_t BGPFCCR;
701 __IO uint32_t BGCOLR;
702 __IO uint32_t FGCMAR;
703 __IO uint32_t BGCMAR;
704 __IO uint32_t OPFCCR;
705 __IO uint32_t OCOLR;
706 __IO uint32_t OMAR;
707 __IO uint32_t OOR;
708 __IO uint32_t NLR;
709 __IO uint32_t LWR;
710 __IO uint32_t AMTCR;
711 uint32_t RESERVED[236];
712 __IO uint32_t FGCLUT[256];
713 __IO uint32_t BGCLUT[256];
714} DMA2D_TypeDef;
715
716
720typedef struct
721{
722 __IO uint32_t MACCR;
723 __IO uint32_t MACECR;
724 __IO uint32_t MACPFR;
725 __IO uint32_t MACWTR;
726 __IO uint32_t MACHT0R;
727 __IO uint32_t MACHT1R;
728 uint32_t RESERVED1[14];
729 __IO uint32_t MACVTR;
730 uint32_t RESERVED2;
731 __IO uint32_t MACVHTR;
732 uint32_t RESERVED3;
733 __IO uint32_t MACVIR;
734 __IO uint32_t MACIVIR;
735 uint32_t RESERVED4[2];
736 __IO uint32_t MACTFCR;
737 uint32_t RESERVED5[7];
738 __IO uint32_t MACRFCR;
739 uint32_t RESERVED6[7];
740 __IO uint32_t MACISR;
741 __IO uint32_t MACIER;
742 __IO uint32_t MACRXTXSR;
743 uint32_t RESERVED7;
744 __IO uint32_t MACPCSR;
745 __IO uint32_t MACRWKPFR;
746 uint32_t RESERVED8[2];
747 __IO uint32_t MACLCSR;
748 __IO uint32_t MACLTCR;
749 __IO uint32_t MACLETR;
750 __IO uint32_t MAC1USTCR;
751 uint32_t RESERVED9[12];
752 __IO uint32_t MACVR;
753 __IO uint32_t MACDR;
754 uint32_t RESERVED10;
755 __IO uint32_t MACHWF0R;
756 __IO uint32_t MACHWF1R;
757 __IO uint32_t MACHWF2R;
758 uint32_t RESERVED11[54];
759 __IO uint32_t MACMDIOAR;
760 __IO uint32_t MACMDIODR;
761 uint32_t RESERVED12[2];
762 __IO uint32_t MACARPAR;
763 uint32_t RESERVED13[59];
764 __IO uint32_t MACA0HR;
765 __IO uint32_t MACA0LR;
766 __IO uint32_t MACA1HR;
767 __IO uint32_t MACA1LR;
768 __IO uint32_t MACA2HR;
769 __IO uint32_t MACA2LR;
770 __IO uint32_t MACA3HR;
771 __IO uint32_t MACA3LR;
772 uint32_t RESERVED14[248];
773 __IO uint32_t MMCCR;
774 __IO uint32_t MMCRIR;
775 __IO uint32_t MMCTIR;
776 __IO uint32_t MMCRIMR;
777 __IO uint32_t MMCTIMR;
778 uint32_t RESERVED15[14];
779 __IO uint32_t MMCTSCGPR;
780 __IO uint32_t MMCTMCGPR;
781 uint32_t RESERVED16[5];
782 __IO uint32_t MMCTPCGR;
783 uint32_t RESERVED17[10];
784 __IO uint32_t MMCRCRCEPR;
785 __IO uint32_t MMCRAEPR;
786 uint32_t RESERVED18[10];
787 __IO uint32_t MMCRUPGR;
788 uint32_t RESERVED19[9];
789 __IO uint32_t MMCTLPIMSTR;
790 __IO uint32_t MMCTLPITCR;
791 __IO uint32_t MMCRLPIMSTR;
792 __IO uint32_t MMCRLPITCR;
793 uint32_t RESERVED20[65];
794 __IO uint32_t MACL3L4C0R;
795 __IO uint32_t MACL4A0R;
796 uint32_t RESERVED21[2];
797 __IO uint32_t MACL3A0R0R;
798 __IO uint32_t MACL3A1R0R;
799 __IO uint32_t MACL3A2R0R;
800 __IO uint32_t MACL3A3R0R;
801 uint32_t RESERVED22[4];
802 __IO uint32_t MACL3L4C1R;
803 __IO uint32_t MACL4A1R;
804 uint32_t RESERVED23[2];
805 __IO uint32_t MACL3A0R1R;
806 __IO uint32_t MACL3A1R1R;
807 __IO uint32_t MACL3A2R1R;
808 __IO uint32_t MACL3A3R1R;
809 uint32_t RESERVED24[108];
810 __IO uint32_t MACTSCR;
811 __IO uint32_t MACSSIR;
812 __IO uint32_t MACSTSR;
813 __IO uint32_t MACSTNR;
814 __IO uint32_t MACSTSUR;
815 __IO uint32_t MACSTNUR;
816 __IO uint32_t MACTSAR;
817 uint32_t RESERVED25;
818 __IO uint32_t MACTSSR;
819 uint32_t RESERVED26[3];
820 __IO uint32_t MACTTSSNR;
821 __IO uint32_t MACTTSSSR;
822 uint32_t RESERVED27[2];
823 __IO uint32_t MACACR;
824 uint32_t RESERVED28;
825 __IO uint32_t MACATSNR;
826 __IO uint32_t MACATSSR;
827 __IO uint32_t MACTSIACR;
828 __IO uint32_t MACTSEACR;
829 __IO uint32_t MACTSICNR;
830 __IO uint32_t MACTSECNR;
831 uint32_t RESERVED29[4];
832 __IO uint32_t MACPPSCR;
833 uint32_t RESERVED30[3];
834 __IO uint32_t MACPPSTTSR;
835 __IO uint32_t MACPPSTTNR;
836 __IO uint32_t MACPPSIR;
837 __IO uint32_t MACPPSWR;
838 uint32_t RESERVED31[12];
839 __IO uint32_t MACPOCR;
840 __IO uint32_t MACSPI0R;
841 __IO uint32_t MACSPI1R;
842 __IO uint32_t MACSPI2R;
843 __IO uint32_t MACLMIR;
844 uint32_t RESERVED32[11];
845 __IO uint32_t MTLOMR;
846 uint32_t RESERVED33[7];
847 __IO uint32_t MTLISR;
848 uint32_t RESERVED34[55];
849 __IO uint32_t MTLTQOMR;
850 __IO uint32_t MTLTQUR;
851 __IO uint32_t MTLTQDR;
852 uint32_t RESERVED35[8];
853 __IO uint32_t MTLQICSR;
854 __IO uint32_t MTLRQOMR;
855 __IO uint32_t MTLRQMPOCR;
856 __IO uint32_t MTLRQDR;
857 uint32_t RESERVED36[177];
858 __IO uint32_t DMAMR;
859 __IO uint32_t DMASBMR;
860 __IO uint32_t DMAISR;
861 __IO uint32_t DMADSR;
862 uint32_t RESERVED37[60];
863 __IO uint32_t DMACCR;
864 __IO uint32_t DMACTCR;
865 __IO uint32_t DMACRCR;
866 uint32_t RESERVED38[2];
867 __IO uint32_t DMACTDLAR;
868 uint32_t RESERVED39;
869 __IO uint32_t DMACRDLAR;
870 __IO uint32_t DMACTDTPR;
871 uint32_t RESERVED40;
872 __IO uint32_t DMACRDTPR;
873 __IO uint32_t DMACTDRLR;
874 __IO uint32_t DMACRDRLR;
875 __IO uint32_t DMACIER;
876 __IO uint32_t DMACRIWTR;
877__IO uint32_t DMACSFCSR;
878 uint32_t RESERVED41;
879 __IO uint32_t DMACCATDR;
880 uint32_t RESERVED42;
881 __IO uint32_t DMACCARDR;
882 uint32_t RESERVED43;
883 __IO uint32_t DMACCATBR;
884 uint32_t RESERVED44;
885 __IO uint32_t DMACCARBR;
886 __IO uint32_t DMACSR;
887uint32_t RESERVED45[2];
888__IO uint32_t DMACMFCR;
889}ETH_TypeDef;
894typedef struct
895{
896__IO uint32_t RTSR1;
897__IO uint32_t FTSR1;
898__IO uint32_t SWIER1;
899__IO uint32_t D3PMR1;
900__IO uint32_t D3PCR1L;
901__IO uint32_t D3PCR1H;
902uint32_t RESERVED1[2];
903__IO uint32_t RTSR2;
904__IO uint32_t FTSR2;
905__IO uint32_t SWIER2;
906__IO uint32_t D3PMR2;
907__IO uint32_t D3PCR2L;
908__IO uint32_t D3PCR2H;
909uint32_t RESERVED2[2];
910__IO uint32_t RTSR3;
911__IO uint32_t FTSR3;
912__IO uint32_t SWIER3;
913__IO uint32_t D3PMR3;
914__IO uint32_t D3PCR3L;
915__IO uint32_t D3PCR3H;
916uint32_t RESERVED3[10];
917__IO uint32_t IMR1;
918__IO uint32_t EMR1;
919__IO uint32_t PR1;
920uint32_t RESERVED4;
921__IO uint32_t IMR2;
922__IO uint32_t EMR2;
923__IO uint32_t PR2;
924uint32_t RESERVED5;
925__IO uint32_t IMR3;
926__IO uint32_t EMR3;
927__IO uint32_t PR3;
928}EXTI_TypeDef;
929
939typedef struct
940{
941__IO uint32_t IMR1;
942__IO uint32_t EMR1;
943__IO uint32_t PR1;
944uint32_t RESERVED1;
945__IO uint32_t IMR2;
946__IO uint32_t EMR2;
947__IO uint32_t PR2;
948uint32_t RESERVED2;
949__IO uint32_t IMR3;
950__IO uint32_t EMR3;
951__IO uint32_t PR3;
952}EXTI_Core_TypeDef;
953
954
959typedef struct
960{
961 __IO uint32_t ACR;
962 __IO uint32_t KEYR1;
963 __IO uint32_t OPTKEYR;
964 __IO uint32_t CR1;
965 __IO uint32_t SR1;
966 __IO uint32_t CCR1;
967 __IO uint32_t OPTCR;
968 __IO uint32_t OPTSR_CUR;
969 __IO uint32_t OPTSR_PRG;
970 __IO uint32_t OPTCCR;
971 __IO uint32_t PRAR_CUR1;
972 __IO uint32_t PRAR_PRG1;
973 __IO uint32_t SCAR_CUR1;
974 __IO uint32_t SCAR_PRG1;
975 __IO uint32_t WPSN_CUR1;
976 __IO uint32_t WPSN_PRG1;
977 __IO uint32_t BOOT_CUR;
978 __IO uint32_t BOOT_PRG;
979 uint32_t RESERVED0[2];
980 __IO uint32_t CRCCR1;
981 __IO uint32_t CRCSADD1;
982 __IO uint32_t CRCEADD1;
983 __IO uint32_t CRCDATA;
984 __IO uint32_t ECC_FA1;
985 uint32_t RESERVED[3];
986 __IO uint32_t OPTSR2_CUR;
987 __IO uint32_t OPTSR2_PRG;
988} FLASH_TypeDef;
989
993typedef struct
994{
995 __IO uint32_t X1BUFCFG;
996 __IO uint32_t X2BUFCFG;
997 __IO uint32_t YBUFCFG;
998 __IO uint32_t PARAM;
999 __IO uint32_t CR;
1000 __IO uint32_t SR;
1001 __IO uint32_t WDATA;
1002 __IO uint32_t RDATA;
1003} FMAC_TypeDef;
1004
1009typedef struct
1010{
1011 __IO uint32_t BTCR[8];
1012} FMC_Bank1_TypeDef;
1013
1018typedef struct
1019{
1020 __IO uint32_t BWTR[7];
1021} FMC_Bank1E_TypeDef;
1022
1027typedef struct
1028{
1029 __IO uint32_t PCR2;
1030 __IO uint32_t SR2;
1031 __IO uint32_t PMEM2;
1032 __IO uint32_t PATT2;
1033 uint32_t RESERVED0;
1034 __IO uint32_t ECCR2;
1035} FMC_Bank2_TypeDef;
1036
1041typedef struct
1042{
1043 __IO uint32_t PCR;
1044 __IO uint32_t SR;
1045 __IO uint32_t PMEM;
1046 __IO uint32_t PATT;
1047 uint32_t RESERVED;
1048 __IO uint32_t ECCR;
1049} FMC_Bank3_TypeDef;
1050
1056typedef struct
1057{
1058 __IO uint32_t SDCR[2];
1059 __IO uint32_t SDTR[2];
1060 __IO uint32_t SDCMR;
1061 __IO uint32_t SDRTR;
1062 __IO uint32_t SDSR;
1063} FMC_Bank5_6_TypeDef;
1064
1069typedef struct
1070{
1071 __IO uint32_t MODER;
1072 __IO uint32_t OTYPER;
1073 __IO uint32_t OSPEEDR;
1074 __IO uint32_t PUPDR;
1075 __IO uint32_t IDR;
1076 __IO uint32_t ODR;
1077 __IO uint32_t BSRR;
1078 __IO uint32_t LCKR;
1079 __IO uint32_t AFR[2];
1080} GPIO_TypeDef;
1081
1086typedef struct
1087{
1088 __IO uint32_t CSR;
1089 __IO uint32_t OTR;
1090 __IO uint32_t HSOTR;
1091} OPAMP_TypeDef;
1092
1097typedef struct
1098{
1099 uint32_t RESERVED1;
1100 __IO uint32_t PMCR;
1101 __IO uint32_t EXTICR[4];
1102 __IO uint32_t CFGR;
1103 uint32_t RESERVED2;
1104 __IO uint32_t CCCSR;
1105 __IO uint32_t CCVR;
1106 __IO uint32_t CCCR;
1107 uint32_t RESERVED3;
1108 __IO uint32_t ADC2ALT;
1109 uint32_t RESERVED4[60];
1110 __IO uint32_t PKGR;
1111 uint32_t RESERVED5[118];
1112 __IO uint32_t UR0;
1113 __IO uint32_t UR1;
1114 __IO uint32_t UR2;
1115 __IO uint32_t UR3;
1116 __IO uint32_t UR4;
1117 __IO uint32_t UR5;
1118 __IO uint32_t UR6;
1119 __IO uint32_t UR7;
1120 uint32_t RESERVED6[3];
1121 __IO uint32_t UR11;
1122 __IO uint32_t UR12;
1123 __IO uint32_t UR13;
1124 __IO uint32_t UR14;
1125 __IO uint32_t UR15;
1126 __IO uint32_t UR16;
1127 __IO uint32_t UR17;
1128 __IO uint32_t UR18;
1130} SYSCFG_TypeDef;
1131
1136typedef struct
1137{
1138 __IO uint32_t CR1;
1139 __IO uint32_t CR2;
1140 __IO uint32_t OAR1;
1141 __IO uint32_t OAR2;
1142 __IO uint32_t TIMINGR;
1143 __IO uint32_t TIMEOUTR;
1144 __IO uint32_t ISR;
1145 __IO uint32_t ICR;
1146 __IO uint32_t PECR;
1147 __IO uint32_t RXDR;
1148 __IO uint32_t TXDR;
1149} I2C_TypeDef;
1150
1155typedef struct
1156{
1157 __IO uint32_t KR;
1158 __IO uint32_t PR;
1159 __IO uint32_t RLR;
1160 __IO uint32_t SR;
1161 __IO uint32_t WINR;
1162} IWDG_TypeDef;
1163
1164
1169typedef struct
1170{
1171 uint32_t RESERVED0[2];
1172 __IO uint32_t SSCR;
1173 __IO uint32_t BPCR;
1174 __IO uint32_t AWCR;
1175 __IO uint32_t TWCR;
1176 __IO uint32_t GCR;
1177 uint32_t RESERVED1[2];
1178 __IO uint32_t SRCR;
1179 uint32_t RESERVED2[1];
1180 __IO uint32_t BCCR;
1181 uint32_t RESERVED3[1];
1182 __IO uint32_t IER;
1183 __IO uint32_t ISR;
1184 __IO uint32_t ICR;
1185 __IO uint32_t LIPCR;
1186 __IO uint32_t CPSR;
1187 __IO uint32_t CDSR;
1188} LTDC_TypeDef;
1189
1194typedef struct
1195{
1196 __IO uint32_t CR;
1197 __IO uint32_t WHPCR;
1198 __IO uint32_t WVPCR;
1199 __IO uint32_t CKCR;
1200 __IO uint32_t PFCR;
1201 __IO uint32_t CACR;
1202 __IO uint32_t DCCR;
1203 __IO uint32_t BFCR;
1204 uint32_t RESERVED0[2];
1205 __IO uint32_t CFBAR;
1206 __IO uint32_t CFBLR;
1207 __IO uint32_t CFBLNR;
1208 uint32_t RESERVED1[3];
1209 __IO uint32_t CLUTWR;
1211} LTDC_Layer_TypeDef;
1212
1217typedef struct
1218{
1219 __IO uint32_t CR1;
1220 __IO uint32_t CSR1;
1221 __IO uint32_t CR2;
1222 __IO uint32_t CR3;
1223 __IO uint32_t CPUCR;
1224 uint32_t RESERVED0;
1225 __IO uint32_t D3CR;
1226 uint32_t RESERVED1;
1227 __IO uint32_t WKUPCR;
1228 __IO uint32_t WKUPFR;
1229 __IO uint32_t WKUPEPR;
1230} PWR_TypeDef;
1231
1236typedef struct
1237{
1238 __IO uint32_t CR;
1239 __IO uint32_t HSICFGR;
1240 __IO uint32_t CRRCR;
1241 __IO uint32_t CSICFGR;
1242 __IO uint32_t CFGR;
1243 uint32_t RESERVED1;
1244 __IO uint32_t D1CFGR;
1245 __IO uint32_t D2CFGR;
1246 __IO uint32_t D3CFGR;
1247 uint32_t RESERVED2;
1248 __IO uint32_t PLLCKSELR;
1249 __IO uint32_t PLLCFGR;
1250 __IO uint32_t PLL1DIVR;
1251 __IO uint32_t PLL1FRACR;
1252 __IO uint32_t PLL2DIVR;
1253 __IO uint32_t PLL2FRACR;
1254 __IO uint32_t PLL3DIVR;
1255 __IO uint32_t PLL3FRACR;
1256 uint32_t RESERVED3;
1257 __IO uint32_t D1CCIPR;
1258 __IO uint32_t D2CCIP1R;
1259 __IO uint32_t D2CCIP2R;
1260 __IO uint32_t D3CCIPR;
1261 uint32_t RESERVED4;
1262 __IO uint32_t CIER;
1263 __IO uint32_t CIFR;
1264 __IO uint32_t CICR;
1265 uint32_t RESERVED5;
1266 __IO uint32_t BDCR;
1267 __IO uint32_t CSR;
1268 uint32_t RESERVED6;
1269 __IO uint32_t AHB3RSTR;
1270 __IO uint32_t AHB1RSTR;
1271 __IO uint32_t AHB2RSTR;
1272 __IO uint32_t AHB4RSTR;
1273 __IO uint32_t APB3RSTR;
1274 __IO uint32_t APB1LRSTR;
1275 __IO uint32_t APB1HRSTR;
1276 __IO uint32_t APB2RSTR;
1277 __IO uint32_t APB4RSTR;
1278 __IO uint32_t GCR;
1279 uint32_t RESERVED8;
1280 __IO uint32_t D3AMR;
1281 uint32_t RESERVED11[9];
1282 __IO uint32_t RSR;
1283 __IO uint32_t AHB3ENR;
1284 __IO uint32_t AHB1ENR;
1285 __IO uint32_t AHB2ENR;
1286 __IO uint32_t AHB4ENR;
1287 __IO uint32_t APB3ENR;
1288 __IO uint32_t APB1LENR;
1289 __IO uint32_t APB1HENR;
1290 __IO uint32_t APB2ENR;
1291 __IO uint32_t APB4ENR;
1292 uint32_t RESERVED12;
1293 __IO uint32_t AHB3LPENR;
1294 __IO uint32_t AHB1LPENR;
1295 __IO uint32_t AHB2LPENR;
1296 __IO uint32_t AHB4LPENR;
1297 __IO uint32_t APB3LPENR;
1298 __IO uint32_t APB1LLPENR;
1299 __IO uint32_t APB1HLPENR;
1300 __IO uint32_t APB2LPENR;
1301 __IO uint32_t APB4LPENR;
1302 uint32_t RESERVED13[4];
1304} RCC_TypeDef;
1305
1306
1310typedef struct
1311{
1312 __IO uint32_t TR;
1313 __IO uint32_t DR;
1314 __IO uint32_t CR;
1315 __IO uint32_t ISR;
1316 __IO uint32_t PRER;
1317 __IO uint32_t WUTR;
1318 uint32_t RESERVED;
1319 __IO uint32_t ALRMAR;
1320 __IO uint32_t ALRMBR;
1321 __IO uint32_t WPR;
1322 __IO uint32_t SSR;
1323 __IO uint32_t SHIFTR;
1324 __IO uint32_t TSTR;
1325 __IO uint32_t TSDR;
1326 __IO uint32_t TSSSR;
1327 __IO uint32_t CALR;
1328 __IO uint32_t TAMPCR;
1329 __IO uint32_t ALRMASSR;
1330 __IO uint32_t ALRMBSSR;
1331 __IO uint32_t OR;
1332 __IO uint32_t BKP0R;
1333 __IO uint32_t BKP1R;
1334 __IO uint32_t BKP2R;
1335 __IO uint32_t BKP3R;
1336 __IO uint32_t BKP4R;
1337 __IO uint32_t BKP5R;
1338 __IO uint32_t BKP6R;
1339 __IO uint32_t BKP7R;
1340 __IO uint32_t BKP8R;
1341 __IO uint32_t BKP9R;
1342 __IO uint32_t BKP10R;
1343 __IO uint32_t BKP11R;
1344 __IO uint32_t BKP12R;
1345 __IO uint32_t BKP13R;
1346 __IO uint32_t BKP14R;
1347 __IO uint32_t BKP15R;
1348 __IO uint32_t BKP16R;
1349 __IO uint32_t BKP17R;
1350 __IO uint32_t BKP18R;
1351 __IO uint32_t BKP19R;
1352 __IO uint32_t BKP20R;
1353 __IO uint32_t BKP21R;
1354 __IO uint32_t BKP22R;
1355 __IO uint32_t BKP23R;
1356 __IO uint32_t BKP24R;
1357 __IO uint32_t BKP25R;
1358 __IO uint32_t BKP26R;
1359 __IO uint32_t BKP27R;
1360 __IO uint32_t BKP28R;
1361 __IO uint32_t BKP29R;
1362 __IO uint32_t BKP30R;
1363 __IO uint32_t BKP31R;
1364} RTC_TypeDef;
1365
1370typedef struct
1371{
1372 __IO uint32_t GCR;
1373 uint32_t RESERVED0[16];
1374 __IO uint32_t PDMCR;
1375 __IO uint32_t PDMDLY;
1376} SAI_TypeDef;
1377
1378typedef struct
1379{
1380 __IO uint32_t CR1;
1381 __IO uint32_t CR2;
1382 __IO uint32_t FRCR;
1383 __IO uint32_t SLOTR;
1384 __IO uint32_t IMR;
1385 __IO uint32_t SR;
1386 __IO uint32_t CLRFR;
1387 __IO uint32_t DR;
1388} SAI_Block_TypeDef;
1389
1394typedef struct
1395{
1396 __IO uint32_t CR;
1397 __IO uint32_t IMR;
1398 __IO uint32_t SR;
1399 __IO uint32_t IFCR;
1400 __IO uint32_t DR;
1401 __IO uint32_t CSR;
1402 __IO uint32_t DIR;
1403 uint32_t RESERVED2;
1404} SPDIFRX_TypeDef;
1405
1406
1411typedef struct
1412{
1413 __IO uint32_t POWER;
1414 __IO uint32_t CLKCR;
1415 __IO uint32_t ARG;
1416 __IO uint32_t CMD;
1417 __I uint32_t RESPCMD;
1418 __I uint32_t RESP1;
1419 __I uint32_t RESP2;
1420 __I uint32_t RESP3;
1421 __I uint32_t RESP4;
1422 __IO uint32_t DTIMER;
1423 __IO uint32_t DLEN;
1424 __IO uint32_t DCTRL;
1425 __I uint32_t DCOUNT;
1426 __I uint32_t STA;
1427 __IO uint32_t ICR;
1428 __IO uint32_t MASK;
1429 __IO uint32_t ACKTIME;
1430 uint32_t RESERVED0[3];
1431 __IO uint32_t IDMACTRL;
1432 __IO uint32_t IDMABSIZE;
1433 __IO uint32_t IDMABASE0;
1434 __IO uint32_t IDMABASE1;
1435 uint32_t RESERVED1[8];
1436 __IO uint32_t FIFO;
1437 uint32_t RESERVED2[222];
1438 __IO uint32_t IPVR;
1439} SDMMC_TypeDef;
1440
1441
1446typedef struct
1447{
1448 __IO uint32_t CR;
1449 __IO uint32_t CFGR;
1450} DLYB_TypeDef;
1451
1456typedef struct
1457{
1458 __IO uint32_t R[32];
1459 __IO uint32_t RLR[32];
1460 __IO uint32_t C1IER;
1461 __IO uint32_t C1ICR;
1462 __IO uint32_t C1ISR;
1463 __IO uint32_t C1MISR;
1464 uint32_t Reserved[12]; /* Reserved Address offset: 110h-13Ch */
1465 __IO uint32_t CR;
1466 __IO uint32_t KEYR;
1468} HSEM_TypeDef;
1469
1470typedef struct
1471{
1472 __IO uint32_t IER;
1473 __IO uint32_t ICR;
1474 __IO uint32_t ISR;
1475 __IO uint32_t MISR;
1476} HSEM_Common_TypeDef;
1477
1482typedef struct
1483{
1484 __IO uint32_t CR1;
1485 __IO uint32_t CR2;
1486 __IO uint32_t CFG1;
1487 __IO uint32_t CFG2;
1488 __IO uint32_t IER;
1489 __IO uint32_t SR;
1490 __IO uint32_t IFCR;
1491 uint32_t RESERVED0;
1492 __IO uint32_t TXDR;
1493 uint32_t RESERVED1[3];
1494 __IO uint32_t RXDR;
1495 uint32_t RESERVED2[3];
1496 __IO uint32_t CRCPOLY;
1497 __IO uint32_t TXCRC;
1498 __IO uint32_t RXCRC;
1499 __IO uint32_t UDRDR;
1500 __IO uint32_t I2SCFGR;
1502} SPI_TypeDef;
1503
1507typedef struct
1508{
1509 __IO uint32_t CFGR1;
1510 uint32_t RESERVED0;
1511 __IO uint32_t T0VALR1;
1512 uint32_t RESERVED1;
1513 __IO uint32_t RAMPVALR;
1514 __IO uint32_t ITR1;
1515 uint32_t RESERVED2;
1516 __IO uint32_t DR;
1517 __IO uint32_t SR;
1518 __IO uint32_t ITENR;
1519 __IO uint32_t ICIFR;
1520 __IO uint32_t OR;
1521}
1522DTS_TypeDef;
1523
1528typedef struct
1529{
1530 __IO uint32_t CR1;
1531 __IO uint32_t CR2;
1532 __IO uint32_t SMCR;
1533 __IO uint32_t DIER;
1534 __IO uint32_t SR;
1535 __IO uint32_t EGR;
1536 __IO uint32_t CCMR1;
1537 __IO uint32_t CCMR2;
1538 __IO uint32_t CCER;
1539 __IO uint32_t CNT;
1540 __IO uint32_t PSC;
1541 __IO uint32_t ARR;
1542 __IO uint32_t RCR;
1543 __IO uint32_t CCR1;
1544 __IO uint32_t CCR2;
1545 __IO uint32_t CCR3;
1546 __IO uint32_t CCR4;
1547 __IO uint32_t BDTR;
1548 __IO uint32_t DCR;
1549 __IO uint32_t DMAR;
1550 uint32_t RESERVED1;
1551 __IO uint32_t CCMR3;
1552 __IO uint32_t CCR5;
1553 __IO uint32_t CCR6;
1554 __IO uint32_t AF1;
1555 __IO uint32_t AF2;
1556 __IO uint32_t TISEL;
1557} TIM_TypeDef;
1558
1562typedef struct
1563{
1564 __IO uint32_t ISR;
1565 __IO uint32_t ICR;
1566 __IO uint32_t IER;
1567 __IO uint32_t CFGR;
1568 __IO uint32_t CR;
1569 __IO uint32_t CMP;
1570 __IO uint32_t ARR;
1571 __IO uint32_t CNT;
1572 uint32_t RESERVED1;
1573 __IO uint32_t CFGR2;
1574} LPTIM_TypeDef;
1575
1579typedef struct
1580{
1581 __IO uint32_t SR;
1582 __IO uint32_t ICFR;
1583 __IO uint32_t OR;
1584} COMPOPT_TypeDef;
1585
1586typedef struct
1587{
1588 __IO uint32_t CFGR;
1589} COMP_TypeDef;
1590
1591typedef struct
1592{
1593 __IO uint32_t CFGR;
1594} COMP_Common_TypeDef;
1599typedef struct
1600{
1601 __IO uint32_t CR1;
1602 __IO uint32_t CR2;
1603 __IO uint32_t CR3;
1604 __IO uint32_t BRR;
1605 __IO uint32_t GTPR;
1606 __IO uint32_t RTOR;
1607 __IO uint32_t RQR;
1608 __IO uint32_t ISR;
1609 __IO uint32_t ICR;
1610 __IO uint32_t RDR;
1611 __IO uint32_t TDR;
1612 __IO uint32_t PRESC;
1613} USART_TypeDef;
1614
1618typedef struct
1619{
1620 __IO uint32_t CR;
1621 __IO uint32_t BRR;
1622 uint32_t RESERVED1;
1623 __IO uint32_t ISR;
1624 __IO uint32_t ICR;
1625 __IO uint32_t IER;
1626 __IO uint32_t RFL;
1627 __IO uint32_t TDR;
1628 __IO uint32_t RDR;
1629 __IO uint32_t OR;
1630} SWPMI_TypeDef;
1631
1636typedef struct
1637{
1638 __IO uint32_t CR;
1639 __IO uint32_t CFR;
1640 __IO uint32_t SR;
1641} WWDG_TypeDef;
1642
1643
1647typedef struct
1648{
1649 __IO uint32_t CR;
1650 __IO uint32_t SR;
1651 __IO uint32_t FAR;
1652 __IO uint32_t FDRL;
1653 __IO uint32_t FDRH;
1654 __IO uint32_t FECR;
1655} RAMECC_MonitorTypeDef;
1656
1657typedef struct
1658{
1659 __IO uint32_t IER;
1660} RAMECC_TypeDef;
1670typedef struct
1671{
1672 __IO uint32_t CR;
1673 __IO uint32_t SR;
1674 __IO uint32_t DIN;
1675 __IO uint32_t DOUT;
1676 __IO uint32_t DMACR;
1677 __IO uint32_t IMSCR;
1678 __IO uint32_t RISR;
1679 __IO uint32_t MISR;
1680 __IO uint32_t K0LR;
1681 __IO uint32_t K0RR;
1682 __IO uint32_t K1LR;
1683 __IO uint32_t K1RR;
1684 __IO uint32_t K2LR;
1685 __IO uint32_t K2RR;
1686 __IO uint32_t K3LR;
1687 __IO uint32_t K3RR;
1688 __IO uint32_t IV0LR;
1689 __IO uint32_t IV0RR;
1690 __IO uint32_t IV1LR;
1691 __IO uint32_t IV1RR;
1692 __IO uint32_t CSGCMCCM0R;
1693 __IO uint32_t CSGCMCCM1R;
1694 __IO uint32_t CSGCMCCM2R;
1695 __IO uint32_t CSGCMCCM3R;
1696 __IO uint32_t CSGCMCCM4R;
1697 __IO uint32_t CSGCMCCM5R;
1698 __IO uint32_t CSGCMCCM6R;
1699 __IO uint32_t CSGCMCCM7R;
1700 __IO uint32_t CSGCM0R;
1701 __IO uint32_t CSGCM1R;
1702 __IO uint32_t CSGCM2R;
1703 __IO uint32_t CSGCM3R;
1704 __IO uint32_t CSGCM4R;
1705 __IO uint32_t CSGCM5R;
1706 __IO uint32_t CSGCM6R;
1707 __IO uint32_t CSGCM7R;
1708} CRYP_TypeDef;
1709
1714typedef struct
1715{
1716 __IO uint32_t CR;
1717 __IO uint32_t DIN;
1718 __IO uint32_t STR;
1719 __IO uint32_t HR[5];
1720 __IO uint32_t IMR;
1721 __IO uint32_t SR;
1722 uint32_t RESERVED[52];
1723 __IO uint32_t CSR[54];
1724} HASH_TypeDef;
1725
1730typedef struct
1731{
1732 __IO uint32_t HR[8];
1733} HASH_DIGEST_TypeDef;
1734
1735
1740typedef struct
1741{
1742 __IO uint32_t CR;
1743 __IO uint32_t SR;
1744 __IO uint32_t DR;
1745 uint32_t RESERVED;
1746 __IO uint32_t HTCR;
1747} RNG_TypeDef;
1748
1753typedef struct
1754{
1755 __IO uint32_t CR;
1756 __IO uint32_t WRFR;
1757 __IO uint32_t CWRFR;
1758 __IO uint32_t RDFR;
1759 __IO uint32_t CRDFR;
1760 __IO uint32_t SR;
1761 __IO uint32_t CLRFR;
1762 uint32_t RESERVED[57];
1763 __IO uint32_t DINR0;
1764 __IO uint32_t DINR1;
1765 __IO uint32_t DINR2;
1766 __IO uint32_t DINR3;
1767 __IO uint32_t DINR4;
1768 __IO uint32_t DINR5;
1769 __IO uint32_t DINR6;
1770 __IO uint32_t DINR7;
1771 __IO uint32_t DINR8;
1772 __IO uint32_t DINR9;
1773 __IO uint32_t DINR10;
1774 __IO uint32_t DINR11;
1775 __IO uint32_t DINR12;
1776 __IO uint32_t DINR13;
1777 __IO uint32_t DINR14;
1778 __IO uint32_t DINR15;
1779 __IO uint32_t DINR16;
1780 __IO uint32_t DINR17;
1781 __IO uint32_t DINR18;
1782 __IO uint32_t DINR19;
1783 __IO uint32_t DINR20;
1784 __IO uint32_t DINR21;
1785 __IO uint32_t DINR22;
1786 __IO uint32_t DINR23;
1787 __IO uint32_t DINR24;
1788 __IO uint32_t DINR25;
1789 __IO uint32_t DINR26;
1790 __IO uint32_t DINR27;
1791 __IO uint32_t DINR28;
1792 __IO uint32_t DINR29;
1793 __IO uint32_t DINR30;
1794 __IO uint32_t DINR31;
1795 __IO uint32_t DOUTR0;
1796 __IO uint32_t DOUTR1;
1797 __IO uint32_t DOUTR2;
1798 __IO uint32_t DOUTR3;
1799 __IO uint32_t DOUTR4;
1800 __IO uint32_t DOUTR5;
1801 __IO uint32_t DOUTR6;
1802 __IO uint32_t DOUTR7;
1803 __IO uint32_t DOUTR8;
1804 __IO uint32_t DOUTR9;
1805 __IO uint32_t DOUTR10;
1806 __IO uint32_t DOUTR11;
1807 __IO uint32_t DOUTR12;
1808 __IO uint32_t DOUTR13;
1809 __IO uint32_t DOUTR14;
1810 __IO uint32_t DOUTR15;
1811 __IO uint32_t DOUTR16;
1812 __IO uint32_t DOUTR17;
1813 __IO uint32_t DOUTR18;
1814 __IO uint32_t DOUTR19;
1815 __IO uint32_t DOUTR20;
1816 __IO uint32_t DOUTR21;
1817 __IO uint32_t DOUTR22;
1818 __IO uint32_t DOUTR23;
1819 __IO uint32_t DOUTR24;
1820 __IO uint32_t DOUTR25;
1821 __IO uint32_t DOUTR26;
1822 __IO uint32_t DOUTR27;
1823 __IO uint32_t DOUTR28;
1824 __IO uint32_t DOUTR29;
1825 __IO uint32_t DOUTR30;
1826 __IO uint32_t DOUTR31;
1827} MDIOS_TypeDef;
1828
1829
1833typedef struct
1834{
1835 __IO uint32_t GOTGCTL;
1836 __IO uint32_t GOTGINT;
1837 __IO uint32_t GAHBCFG;
1838 __IO uint32_t GUSBCFG;
1839 __IO uint32_t GRSTCTL;
1840 __IO uint32_t GINTSTS;
1841 __IO uint32_t GINTMSK;
1842 __IO uint32_t GRXSTSR;
1843 __IO uint32_t GRXSTSP;
1844 __IO uint32_t GRXFSIZ;
1845 __IO uint32_t DIEPTXF0_HNPTXFSIZ;
1846 __IO uint32_t HNPTXSTS;
1847 uint32_t Reserved30[2];
1848 __IO uint32_t GCCFG;
1849 __IO uint32_t CID;
1850 __IO uint32_t GSNPSID; /* USB_OTG core ID 040h*/
1851 __IO uint32_t GHWCFG1; /* User HW config1 044h*/
1852 __IO uint32_t GHWCFG2; /* User HW config2 048h*/
1853 __IO uint32_t GHWCFG3;
1854 uint32_t Reserved6;
1855 __IO uint32_t GLPMCFG;
1856 __IO uint32_t GPWRDN;
1857 __IO uint32_t GDFIFOCFG;
1858 __IO uint32_t GADPCTL;
1859 uint32_t Reserved43[39];
1860 __IO uint32_t HPTXFSIZ;
1861 __IO uint32_t DIEPTXF[0x0F];
1862} USB_OTG_GlobalTypeDef;
1863
1864
1868typedef struct
1869{
1870 __IO uint32_t DCFG;
1871 __IO uint32_t DCTL;
1872 __IO uint32_t DSTS;
1873 uint32_t Reserved0C;
1874 __IO uint32_t DIEPMSK;
1875 __IO uint32_t DOEPMSK;
1876 __IO uint32_t DAINT;
1877 __IO uint32_t DAINTMSK;
1878 uint32_t Reserved20;
1879 uint32_t Reserved9;
1880 __IO uint32_t DVBUSDIS;
1881 __IO uint32_t DVBUSPULSE;
1882 __IO uint32_t DTHRCTL;
1883 __IO uint32_t DIEPEMPMSK;
1884 __IO uint32_t DEACHINT;
1885 __IO uint32_t DEACHMSK;
1886 uint32_t Reserved40;
1887 __IO uint32_t DINEP1MSK;
1888 uint32_t Reserved44[15];
1889 __IO uint32_t DOUTEP1MSK;
1890} USB_OTG_DeviceTypeDef;
1891
1892
1896typedef struct
1897{
1898 __IO uint32_t DIEPCTL;
1899 uint32_t Reserved04;
1900 __IO uint32_t DIEPINT;
1901 uint32_t Reserved0C;
1902 __IO uint32_t DIEPTSIZ;
1903 __IO uint32_t DIEPDMA;
1904 __IO uint32_t DTXFSTS;
1905 uint32_t Reserved18;
1906} USB_OTG_INEndpointTypeDef;
1907
1908
1912typedef struct
1913{
1914 __IO uint32_t DOEPCTL;
1915 uint32_t Reserved04;
1916 __IO uint32_t DOEPINT;
1917 uint32_t Reserved0C;
1918 __IO uint32_t DOEPTSIZ;
1919 __IO uint32_t DOEPDMA;
1920 uint32_t Reserved18[2];
1921} USB_OTG_OUTEndpointTypeDef;
1922
1923
1927typedef struct
1928{
1929 __IO uint32_t HCFG;
1930 __IO uint32_t HFIR;
1931 __IO uint32_t HFNUM;
1932 uint32_t Reserved40C;
1933 __IO uint32_t HPTXSTS;
1934 __IO uint32_t HAINT;
1935 __IO uint32_t HAINTMSK;
1936} USB_OTG_HostTypeDef;
1937
1941typedef struct
1942{
1943 __IO uint32_t HCCHAR;
1944 __IO uint32_t HCSPLT;
1945 __IO uint32_t HCINT;
1946 __IO uint32_t HCINTMSK;
1947 __IO uint32_t HCTSIZ;
1948 __IO uint32_t HCDMA;
1949 uint32_t Reserved[2];
1950} USB_OTG_HostChannelTypeDef;
1959typedef struct
1960{
1961 __IO uint32_t CR;
1962 uint32_t RESERVED;
1963 __IO uint32_t DCR1;
1964 __IO uint32_t DCR2;
1965 __IO uint32_t DCR3;
1966 __IO uint32_t DCR4;
1967 uint32_t RESERVED1[2];
1968 __IO uint32_t SR;
1969 __IO uint32_t FCR;
1970 uint32_t RESERVED2[6];
1971 __IO uint32_t DLR;
1972 uint32_t RESERVED3;
1973 __IO uint32_t AR;
1974 uint32_t RESERVED4;
1975 __IO uint32_t DR;
1976 uint32_t RESERVED5[11];
1977 __IO uint32_t PSMKR;
1978 uint32_t RESERVED6;
1979 __IO uint32_t PSMAR;
1980 uint32_t RESERVED7;
1981 __IO uint32_t PIR;
1982 uint32_t RESERVED8[27];
1983 __IO uint32_t CCR;
1984 uint32_t RESERVED9;
1985 __IO uint32_t TCR;
1986 uint32_t RESERVED10;
1987 __IO uint32_t IR;
1988 uint32_t RESERVED11[3];
1989 __IO uint32_t ABR;
1990 uint32_t RESERVED12[3];
1991 __IO uint32_t LPTR;
1992 uint32_t RESERVED13[3];
1993 __IO uint32_t WPCCR;
1994 uint32_t RESERVED14;
1995 __IO uint32_t WPTCR;
1996 uint32_t RESERVED15;
1997 __IO uint32_t WPIR;
1998 uint32_t RESERVED16[3];
1999 __IO uint32_t WPABR;
2000 uint32_t RESERVED17[7];
2001 __IO uint32_t WCCR;
2002 uint32_t RESERVED18;
2003 __IO uint32_t WTCR;
2004 uint32_t RESERVED19;
2005 __IO uint32_t WIR;
2006 uint32_t RESERVED20[3];
2007 __IO uint32_t WABR;
2008 uint32_t RESERVED21[23];
2009 __IO uint32_t HLCR;
2010 uint32_t RESERVED22[122];
2011 __IO uint32_t HWCFGR;
2012 __IO uint32_t VER;
2013 __IO uint32_t ID;
2014 __IO uint32_t MID;
2015} OCTOSPI_TypeDef;
2016
2024typedef struct
2025{
2026 __IO uint32_t CR;
2027 __IO uint32_t PCR[3];
2028} OCTOSPIM_TypeDef;
2029
2037typedef struct
2038{
2039 __IO uint32_t REG_CONFIGR;
2040 __IO uint32_t REG_START_ADDR;
2041 __IO uint32_t REG_END_ADDR;
2042 __IO uint32_t REG_NONCER0;
2043 __IO uint32_t REG_NONCER1;
2044 __IO uint32_t REG_KEYR0;
2045 __IO uint32_t REG_KEYR1;
2046 __IO uint32_t REG_KEYR2;
2047 __IO uint32_t REG_KEYR3;
2048} OTFDEC_Region_TypeDef;
2049
2050typedef struct
2051{
2052 __IO uint32_t CR;
2053 uint32_t RESERVED1[191];
2054 __IO uint32_t ISR;
2055 __IO uint32_t ICR;
2056 __IO uint32_t IER;
2057 uint32_t RESERVED2[56];
2058 __IO uint32_t HWCFGR2;
2059 __IO uint32_t HWCFGR1;
2060 __IO uint32_t VERR;
2061 __IO uint32_t IPIDR;
2062 __IO uint32_t SIDR;
2063} OTFDEC_TypeDef;
2072typedef struct
2073{
2074 uint32_t RESERVED0[2036];
2075 __IO uint32_t AXI_PERIPH_ID_4;
2076 uint32_t AXI_PERIPH_ID_5;
2077 uint32_t AXI_PERIPH_ID_6;
2078 uint32_t AXI_PERIPH_ID_7;
2079 __IO uint32_t AXI_PERIPH_ID_0;
2080 __IO uint32_t AXI_PERIPH_ID_1;
2081 __IO uint32_t AXI_PERIPH_ID_2;
2082 __IO uint32_t AXI_PERIPH_ID_3;
2083 __IO uint32_t AXI_COMP_ID_0;
2084 __IO uint32_t AXI_COMP_ID_1;
2085 __IO uint32_t AXI_COMP_ID_2;
2086 __IO uint32_t AXI_COMP_ID_3;
2087 uint32_t RESERVED1[2];
2088 __IO uint32_t AXI_TARG1_FN_MOD_ISS_BM;
2089 uint32_t RESERVED2[6];
2090 __IO uint32_t AXI_TARG1_FN_MOD2;
2091 uint32_t RESERVED3;
2092 __IO uint32_t AXI_TARG1_FN_MOD_LB;
2093 uint32_t RESERVED4[54];
2094 __IO uint32_t AXI_TARG1_FN_MOD;
2095 uint32_t RESERVED5[959];
2096 __IO uint32_t AXI_TARG2_FN_MOD_ISS_BM;
2097 uint32_t RESERVED6[6];
2098 __IO uint32_t AXI_TARG2_FN_MOD2;
2099 uint32_t RESERVED7;
2100 __IO uint32_t AXI_TARG2_FN_MOD_LB;
2101 uint32_t RESERVED8[54];
2102 __IO uint32_t AXI_TARG2_FN_MOD;
2103 uint32_t RESERVED9[959];
2104 __IO uint32_t AXI_TARG3_FN_MOD_ISS_BM;
2105 uint32_t RESERVED10[1023];
2106 __IO uint32_t AXI_TARG4_FN_MOD_ISS_BM;
2107 uint32_t RESERVED11[1023];
2108 __IO uint32_t AXI_TARG5_FN_MOD_ISS_BM;
2109 uint32_t RESERVED12[1023];
2110 __IO uint32_t AXI_TARG6_FN_MOD_ISS_BM;
2111 uint32_t RESERVED13[1023];
2112 __IO uint32_t AXI_TARG7_FN_MOD_ISS_BM;
2113 uint32_t RESERVED14[6];
2114 __IO uint32_t AXI_TARG7_FN_MOD2;
2115 uint32_t RESERVED15;
2116 __IO uint32_t AXI_TARG7_FN_MOD_LB;
2117 uint32_t RESERVED16[54];
2118 __IO uint32_t AXI_TARG7_FN_MOD;
2119 uint32_t RESERVED17[959];
2120 __IO uint32_t AXI_TARG8_FN_MOD_ISS_BM;
2121 uint32_t RESERVED117[6];
2122 __IO uint32_t AXI_TARG8_FN_MOD2;
2123 uint32_t RESERVED118[56];
2124 __IO uint32_t AXI_TARG8_FN_MOD;
2125 uint32_t RESERVED119[58310];
2126 __IO uint32_t AXI_INI1_FN_MOD2;
2127 __IO uint32_t AXI_INI1_FN_MOD_AHB;
2128 uint32_t RESERVED18[53];
2129 __IO uint32_t AXI_INI1_READ_QOS;
2130 __IO uint32_t AXI_INI1_WRITE_QOS;
2131 __IO uint32_t AXI_INI1_FN_MOD;
2132 uint32_t RESERVED19[1021];
2133 __IO uint32_t AXI_INI2_READ_QOS;
2134 __IO uint32_t AXI_INI2_WRITE_QOS;
2135 __IO uint32_t AXI_INI2_FN_MOD;
2136 uint32_t RESERVED20[966];
2137 __IO uint32_t AXI_INI3_FN_MOD2;
2138 __IO uint32_t AXI_INI3_FN_MOD_AHB;
2139 uint32_t RESERVED21[53];
2140 __IO uint32_t AXI_INI3_READ_QOS;
2141 __IO uint32_t AXI_INI3_WRITE_QOS;
2142 __IO uint32_t AXI_INI3_FN_MOD;
2143 uint32_t RESERVED22[1021];
2144 __IO uint32_t AXI_INI4_READ_QOS;
2145 __IO uint32_t AXI_INI4_WRITE_QOS;
2146 __IO uint32_t AXI_INI4_FN_MOD;
2147 uint32_t RESERVED23[1021];
2148 __IO uint32_t AXI_INI5_READ_QOS;
2149 __IO uint32_t AXI_INI5_WRITE_QOS;
2150 __IO uint32_t AXI_INI5_FN_MOD;
2151 uint32_t RESERVED24[1021];
2152 __IO uint32_t AXI_INI6_READ_QOS;
2153 __IO uint32_t AXI_INI6_WRITE_QOS;
2154 __IO uint32_t AXI_INI6_FN_MOD;
2156} GPV_TypeDef;
2157
2161#define D1_ITCMRAM_BASE (0x00000000UL)
2162#define D1_ITCMICP_BASE (0x00100000UL)
2163#define D1_DTCMRAM_BASE (0x20000000UL)
2164#define D1_AXIFLASH_BASE (0x08000000UL)
2165#define D1_AXIICP_BASE (0x1FF00000UL)
2166#define D1_AXISRAM1_BASE (0x24000000UL)
2167#define D1_AXISRAM2_BASE (0x24020000UL)
2168#define D1_AXISRAM_BASE D1_AXISRAM1_BASE
2170#define D2_AHBSRAM1_BASE (0x30000000UL)
2171#define D2_AHBSRAM2_BASE (0x30004000UL)
2172#define D2_AHBSRAM_BASE D2_AHBSRAM1_BASE
2174#define D3_BKPSRAM_BASE (0x38800000UL)
2175#define D3_SRAM_BASE (0x38000000UL)
2177#define PERIPH_BASE (0x40000000UL)
2178#define OCTOSPI1_BASE (0x90000000UL)
2179#define OCTOSPI2_BASE (0x70000000UL)
2181#define FLASH_BANK1_BASE (0x08000000UL)
2182#define FLASH_END (0x080FFFFFUL)
2185/* Legacy define */
2186#define FLASH_BASE FLASH_BANK1_BASE
2187
2189#define UID_BASE (0x1FF1E800UL)
2190#define FLASHSIZE_BASE (0x1FF1E880UL)
2194#define D2_APB1PERIPH_BASE PERIPH_BASE
2195#define D2_APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
2196#define D2_AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
2197#define D2_AHB2PERIPH_BASE (PERIPH_BASE + 0x08020000UL)
2198
2199#define D1_APB1PERIPH_BASE (PERIPH_BASE + 0x10000000UL)
2200#define D1_AHB1PERIPH_BASE (PERIPH_BASE + 0x12000000UL)
2201
2202#define D3_APB1PERIPH_BASE (PERIPH_BASE + 0x18000000UL)
2203#define D3_AHB1PERIPH_BASE (PERIPH_BASE + 0x18020000UL)
2204
2206#define APB1PERIPH_BASE PERIPH_BASE
2207#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
2208#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
2209#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL)
2210
2211
2214#define MDMA_BASE (D1_AHB1PERIPH_BASE + 0x0000UL)
2215#define DMA2D_BASE (D1_AHB1PERIPH_BASE + 0x1000UL)
2216#define FLASH_R_BASE (D1_AHB1PERIPH_BASE + 0x2000UL)
2217#define FMC_R_BASE (D1_AHB1PERIPH_BASE + 0x4000UL)
2218#define OCTOSPI1_R_BASE (D1_AHB1PERIPH_BASE + 0x5000UL)
2219#define DLYB_OCTOSPI1_BASE (D1_AHB1PERIPH_BASE + 0x6000UL)
2220#define SDMMC1_BASE (D1_AHB1PERIPH_BASE + 0x7000UL)
2221#define DLYB_SDMMC1_BASE (D1_AHB1PERIPH_BASE + 0x8000UL)
2222#define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL)
2223#define OCTOSPI2_R_BASE (D1_AHB1PERIPH_BASE + 0xA000UL)
2224#define DLYB_OCTOSPI2_BASE (D1_AHB1PERIPH_BASE + 0xB000UL)
2225#define OCTOSPIM_BASE (D1_AHB1PERIPH_BASE + 0xB400UL)
2226
2227#define OTFDEC1_BASE (D1_AHB1PERIPH_BASE + 0xB800UL)
2228#define OTFDEC1_REGION1_BASE (OTFDEC1_BASE + 0x20UL)
2229#define OTFDEC1_REGION2_BASE (OTFDEC1_BASE + 0x50UL)
2230#define OTFDEC1_REGION3_BASE (OTFDEC1_BASE + 0x80UL)
2231#define OTFDEC1_REGION4_BASE (OTFDEC1_BASE + 0xB0UL)
2232#define OTFDEC2_BASE (D1_AHB1PERIPH_BASE + 0xBC00UL)
2233#define OTFDEC2_REGION1_BASE (OTFDEC2_BASE + 0x20UL)
2234#define OTFDEC2_REGION2_BASE (OTFDEC2_BASE + 0x50UL)
2235#define OTFDEC2_REGION3_BASE (OTFDEC2_BASE + 0x80UL)
2236#define OTFDEC2_REGION4_BASE (OTFDEC2_BASE + 0xB0UL)
2237
2240#define DMA1_BASE (D2_AHB1PERIPH_BASE + 0x0000UL)
2241#define DMA2_BASE (D2_AHB1PERIPH_BASE + 0x0400UL)
2242#define DMAMUX1_BASE (D2_AHB1PERIPH_BASE + 0x0800UL)
2243#define ADC1_BASE (D2_AHB1PERIPH_BASE + 0x2000UL)
2244#define ADC2_BASE (D2_AHB1PERIPH_BASE + 0x2100UL)
2245#define ADC12_COMMON_BASE (D2_AHB1PERIPH_BASE + 0x2300UL)
2246#define ETH_BASE (D2_AHB1PERIPH_BASE + 0x8000UL)
2247#define ETH_MAC_BASE (ETH_BASE)
2248
2250#define USB1_OTG_HS_PERIPH_BASE (0x40040000UL)
2251#define USB_OTG_GLOBAL_BASE (0x000UL)
2252#define USB_OTG_DEVICE_BASE (0x800UL)
2253#define USB_OTG_IN_ENDPOINT_BASE (0x900UL)
2254#define USB_OTG_OUT_ENDPOINT_BASE (0xB00UL)
2255#define USB_OTG_EP_REG_SIZE (0x20UL)
2256#define USB_OTG_HOST_BASE (0x400UL)
2257#define USB_OTG_HOST_PORT_BASE (0x440UL)
2258#define USB_OTG_HOST_CHANNEL_BASE (0x500UL)
2259#define USB_OTG_HOST_CHANNEL_SIZE (0x20UL)
2260#define USB_OTG_PCGCCTL_BASE (0xE00UL)
2261#define USB_OTG_FIFO_BASE (0x1000UL)
2262#define USB_OTG_FIFO_SIZE (0x1000UL)
2263
2266#define DCMI_BASE (D2_AHB2PERIPH_BASE + 0x0000UL)
2267#define PSSI_BASE (D2_AHB2PERIPH_BASE + 0x0400UL)
2268#define CRYP_BASE (D2_AHB2PERIPH_BASE + 0x1000UL)
2269#define HASH_BASE (D2_AHB2PERIPH_BASE + 0x1400UL)
2270#define HASH_DIGEST_BASE (D2_AHB2PERIPH_BASE + 0x1710UL)
2271#define RNG_BASE (D2_AHB2PERIPH_BASE + 0x1800UL)
2272#define SDMMC2_BASE (D2_AHB2PERIPH_BASE + 0x2400UL)
2273#define DLYB_SDMMC2_BASE (D2_AHB2PERIPH_BASE + 0x2800UL)
2274#define RAMECC2_BASE (D2_AHB2PERIPH_BASE + 0x3000UL)
2275#define FMAC_BASE (D2_AHB2PERIPH_BASE + 0x4000UL)
2276#define CORDIC_BASE (D2_AHB2PERIPH_BASE + 0x4400UL)
2277
2279#define GPIOA_BASE (D3_AHB1PERIPH_BASE + 0x0000UL)
2280#define GPIOB_BASE (D3_AHB1PERIPH_BASE + 0x0400UL)
2281#define GPIOC_BASE (D3_AHB1PERIPH_BASE + 0x0800UL)
2282#define GPIOD_BASE (D3_AHB1PERIPH_BASE + 0x0C00UL)
2283#define GPIOE_BASE (D3_AHB1PERIPH_BASE + 0x1000UL)
2284#define GPIOF_BASE (D3_AHB1PERIPH_BASE + 0x1400UL)
2285#define GPIOG_BASE (D3_AHB1PERIPH_BASE + 0x1800UL)
2286#define GPIOH_BASE (D3_AHB1PERIPH_BASE + 0x1C00UL)
2287#define GPIOJ_BASE (D3_AHB1PERIPH_BASE + 0x2400UL)
2288#define GPIOK_BASE (D3_AHB1PERIPH_BASE + 0x2800UL)
2289#define RCC_BASE (D3_AHB1PERIPH_BASE + 0x4400UL)
2290#define PWR_BASE (D3_AHB1PERIPH_BASE + 0x4800UL)
2291#define CRC_BASE (D3_AHB1PERIPH_BASE + 0x4C00UL)
2292#define BDMA_BASE (D3_AHB1PERIPH_BASE + 0x5400UL)
2293#define DMAMUX2_BASE (D3_AHB1PERIPH_BASE + 0x5800UL)
2294#define ADC3_BASE (D3_AHB1PERIPH_BASE + 0x6000UL)
2295#define ADC3_COMMON_BASE (D3_AHB1PERIPH_BASE + 0x6300UL)
2296#define HSEM_BASE (D3_AHB1PERIPH_BASE + 0x6400UL)
2297#define RAMECC3_BASE (D3_AHB1PERIPH_BASE + 0x7000UL)
2298
2300#define LTDC_BASE (D1_APB1PERIPH_BASE + 0x1000UL)
2301#define LTDC_Layer1_BASE (LTDC_BASE + 0x84UL)
2302#define LTDC_Layer2_BASE (LTDC_BASE + 0x104UL)
2303#define WWDG1_BASE (D1_APB1PERIPH_BASE + 0x3000UL)
2304
2306#define TIM2_BASE (D2_APB1PERIPH_BASE + 0x0000UL)
2307#define TIM3_BASE (D2_APB1PERIPH_BASE + 0x0400UL)
2308#define TIM4_BASE (D2_APB1PERIPH_BASE + 0x0800UL)
2309#define TIM5_BASE (D2_APB1PERIPH_BASE + 0x0C00UL)
2310#define TIM6_BASE (D2_APB1PERIPH_BASE + 0x1000UL)
2311#define TIM7_BASE (D2_APB1PERIPH_BASE + 0x1400UL)
2312#define TIM12_BASE (D2_APB1PERIPH_BASE + 0x1800UL)
2313#define TIM13_BASE (D2_APB1PERIPH_BASE + 0x1C00UL)
2314#define TIM14_BASE (D2_APB1PERIPH_BASE + 0x2000UL)
2315#define LPTIM1_BASE (D2_APB1PERIPH_BASE + 0x2400UL)
2316
2317
2318#define SPI2_BASE (D2_APB1PERIPH_BASE + 0x3800UL)
2319#define SPI3_BASE (D2_APB1PERIPH_BASE + 0x3C00UL)
2320#define SPDIFRX_BASE (D2_APB1PERIPH_BASE + 0x4000UL)
2321#define USART2_BASE (D2_APB1PERIPH_BASE + 0x4400UL)
2322#define USART3_BASE (D2_APB1PERIPH_BASE + 0x4800UL)
2323#define UART4_BASE (D2_APB1PERIPH_BASE + 0x4C00UL)
2324#define UART5_BASE (D2_APB1PERIPH_BASE + 0x5000UL)
2325#define I2C1_BASE (D2_APB1PERIPH_BASE + 0x5400UL)
2326#define I2C2_BASE (D2_APB1PERIPH_BASE + 0x5800UL)
2327#define I2C3_BASE (D2_APB1PERIPH_BASE + 0x5C00UL)
2328#define I2C5_BASE (D2_APB1PERIPH_BASE + 0x6400UL)
2329#define CEC_BASE (D2_APB1PERIPH_BASE + 0x6C00UL)
2330#define DAC1_BASE (D2_APB1PERIPH_BASE + 0x7400UL)
2331#define UART7_BASE (D2_APB1PERIPH_BASE + 0x7800UL)
2332#define UART8_BASE (D2_APB1PERIPH_BASE + 0x7C00UL)
2333#define CRS_BASE (D2_APB1PERIPH_BASE + 0x8400UL)
2334#define SWPMI1_BASE (D2_APB1PERIPH_BASE + 0x8800UL)
2335#define OPAMP_BASE (D2_APB1PERIPH_BASE + 0x9000UL)
2336#define OPAMP1_BASE (D2_APB1PERIPH_BASE + 0x9000UL)
2337#define OPAMP2_BASE (D2_APB1PERIPH_BASE + 0x9010UL)
2338#define MDIOS_BASE (D2_APB1PERIPH_BASE + 0x9400UL)
2339#define FDCAN1_BASE (D2_APB1PERIPH_BASE + 0xA000UL)
2340#define FDCAN2_BASE (D2_APB1PERIPH_BASE + 0xA400UL)
2341#define FDCAN_CCU_BASE (D2_APB1PERIPH_BASE + 0xA800UL)
2342#define SRAMCAN_BASE (D2_APB1PERIPH_BASE + 0xAC00UL)
2343#define FDCAN3_BASE (D2_APB1PERIPH_BASE + 0xD400UL)
2344#define TIM23_BASE (D2_APB1PERIPH_BASE + 0xE000UL)
2345#define TIM24_BASE (D2_APB1PERIPH_BASE + 0xE400UL)
2346
2349#define TIM1_BASE (D2_APB2PERIPH_BASE + 0x0000UL)
2350#define TIM8_BASE (D2_APB2PERIPH_BASE + 0x0400UL)
2351#define USART1_BASE (D2_APB2PERIPH_BASE + 0x1000UL)
2352#define USART6_BASE (D2_APB2PERIPH_BASE + 0x1400UL)
2353#define UART9_BASE (D2_APB2PERIPH_BASE + 0x1800UL)
2354#define USART10_BASE (D2_APB2PERIPH_BASE + 0x1C00UL)
2355#define SPI1_BASE (D2_APB2PERIPH_BASE + 0x3000UL)
2356#define SPI4_BASE (D2_APB2PERIPH_BASE + 0x3400UL)
2357#define TIM15_BASE (D2_APB2PERIPH_BASE + 0x4000UL)
2358#define TIM16_BASE (D2_APB2PERIPH_BASE + 0x4400UL)
2359#define TIM17_BASE (D2_APB2PERIPH_BASE + 0x4800UL)
2360#define SPI5_BASE (D2_APB2PERIPH_BASE + 0x5000UL)
2361#define SAI1_BASE (D2_APB2PERIPH_BASE + 0x5800UL)
2362#define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL)
2363#define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL)
2364#define DFSDM1_BASE (D2_APB2PERIPH_BASE + 0x7800UL)
2365#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL)
2366#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL)
2367#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL)
2368#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL)
2369#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL)
2370#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL)
2371#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL)
2372#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL)
2373#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL)
2374#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL)
2375#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL)
2376#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL)
2377
2378
2380#define EXTI_BASE (D3_APB1PERIPH_BASE + 0x0000UL)
2381#define EXTI_D1_BASE (EXTI_BASE + 0x0080UL)
2382#define EXTI_D2_BASE (EXTI_BASE + 0x00C0UL)
2383#define SYSCFG_BASE (D3_APB1PERIPH_BASE + 0x0400UL)
2384#define LPUART1_BASE (D3_APB1PERIPH_BASE + 0x0C00UL)
2385#define SPI6_BASE (D3_APB1PERIPH_BASE + 0x1400UL)
2386#define I2C4_BASE (D3_APB1PERIPH_BASE + 0x1C00UL)
2387#define LPTIM2_BASE (D3_APB1PERIPH_BASE + 0x2400UL)
2388#define LPTIM3_BASE (D3_APB1PERIPH_BASE + 0x2800UL)
2389#define LPTIM4_BASE (D3_APB1PERIPH_BASE + 0x2C00UL)
2390#define LPTIM5_BASE (D3_APB1PERIPH_BASE + 0x3000UL)
2391#define COMP12_BASE (D3_APB1PERIPH_BASE + 0x3800UL)
2392#define COMP1_BASE (COMP12_BASE + 0x0CUL)
2393#define COMP2_BASE (COMP12_BASE + 0x10UL)
2394#define VREFBUF_BASE (D3_APB1PERIPH_BASE + 0x3C00UL)
2395#define RTC_BASE (D3_APB1PERIPH_BASE + 0x4000UL)
2396#define IWDG1_BASE (D3_APB1PERIPH_BASE + 0x4800UL)
2397
2398
2399#define SAI4_BASE (D3_APB1PERIPH_BASE + 0x5400UL)
2400#define SAI4_Block_A_BASE (SAI4_BASE + 0x004UL)
2401#define SAI4_Block_B_BASE (SAI4_BASE + 0x024UL)
2402
2403#define DTS_BASE (D3_APB1PERIPH_BASE + 0x6800UL)
2404
2405
2406
2407#define BDMA_Channel0_BASE (BDMA_BASE + 0x0008UL)
2408#define BDMA_Channel1_BASE (BDMA_BASE + 0x001CUL)
2409#define BDMA_Channel2_BASE (BDMA_BASE + 0x0030UL)
2410#define BDMA_Channel3_BASE (BDMA_BASE + 0x0044UL)
2411#define BDMA_Channel4_BASE (BDMA_BASE + 0x0058UL)
2412#define BDMA_Channel5_BASE (BDMA_BASE + 0x006CUL)
2413#define BDMA_Channel6_BASE (BDMA_BASE + 0x0080UL)
2414#define BDMA_Channel7_BASE (BDMA_BASE + 0x0094UL)
2415
2416#define DMAMUX2_Channel0_BASE (DMAMUX2_BASE)
2417#define DMAMUX2_Channel1_BASE (DMAMUX2_BASE + 0x0004UL)
2418#define DMAMUX2_Channel2_BASE (DMAMUX2_BASE + 0x0008UL)
2419#define DMAMUX2_Channel3_BASE (DMAMUX2_BASE + 0x000CUL)
2420#define DMAMUX2_Channel4_BASE (DMAMUX2_BASE + 0x0010UL)
2421#define DMAMUX2_Channel5_BASE (DMAMUX2_BASE + 0x0014UL)
2422#define DMAMUX2_Channel6_BASE (DMAMUX2_BASE + 0x0018UL)
2423#define DMAMUX2_Channel7_BASE (DMAMUX2_BASE + 0x001CUL)
2424
2425#define DMAMUX2_RequestGenerator0_BASE (DMAMUX2_BASE + 0x0100UL)
2426#define DMAMUX2_RequestGenerator1_BASE (DMAMUX2_BASE + 0x0104UL)
2427#define DMAMUX2_RequestGenerator2_BASE (DMAMUX2_BASE + 0x0108UL)
2428#define DMAMUX2_RequestGenerator3_BASE (DMAMUX2_BASE + 0x010CUL)
2429#define DMAMUX2_RequestGenerator4_BASE (DMAMUX2_BASE + 0x0110UL)
2430#define DMAMUX2_RequestGenerator5_BASE (DMAMUX2_BASE + 0x0114UL)
2431#define DMAMUX2_RequestGenerator6_BASE (DMAMUX2_BASE + 0x0118UL)
2432#define DMAMUX2_RequestGenerator7_BASE (DMAMUX2_BASE + 0x011CUL)
2433
2434#define DMAMUX2_ChannelStatus_BASE (DMAMUX2_BASE + 0x0080UL)
2435#define DMAMUX2_RequestGenStatus_BASE (DMAMUX2_BASE + 0x0140UL)
2436
2437#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
2438#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
2439#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
2440#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
2441#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
2442#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
2443#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
2444#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
2445
2446#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
2447#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
2448#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
2449#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
2450#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
2451#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
2452#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
2453#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)
2454
2455#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE)
2456#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x0004UL)
2457#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x0008UL)
2458#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x000CUL)
2459#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x0010UL)
2460#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x0014UL)
2461#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x0018UL)
2462#define DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x001CUL)
2463#define DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x0020UL)
2464#define DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x0024UL)
2465#define DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x0028UL)
2466#define DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x002CUL)
2467#define DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x0030UL)
2468#define DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x0034UL)
2469#define DMAMUX1_Channel14_BASE (DMAMUX1_BASE + 0x0038UL)
2470#define DMAMUX1_Channel15_BASE (DMAMUX1_BASE + 0x003CUL)
2471
2472#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x0100UL)
2473#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x0104UL)
2474#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x0108UL)
2475#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x010CUL)
2476#define DMAMUX1_RequestGenerator4_BASE (DMAMUX1_BASE + 0x0110UL)
2477#define DMAMUX1_RequestGenerator5_BASE (DMAMUX1_BASE + 0x0114UL)
2478#define DMAMUX1_RequestGenerator6_BASE (DMAMUX1_BASE + 0x0118UL)
2479#define DMAMUX1_RequestGenerator7_BASE (DMAMUX1_BASE + 0x011CUL)
2480
2481#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x0080UL)
2482#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x0140UL)
2483
2485#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)
2486#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)
2487#define FMC_Bank2_R_BASE (FMC_R_BASE + 0x0060UL)
2488#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)
2489#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL)
2490
2491/* Debug MCU registers base address */
2492#define DBGMCU_BASE (0x5C001000UL)
2493
2494#define MDMA_Channel0_BASE (MDMA_BASE + 0x00000040UL)
2495#define MDMA_Channel1_BASE (MDMA_BASE + 0x00000080UL)
2496#define MDMA_Channel2_BASE (MDMA_BASE + 0x000000C0UL)
2497#define MDMA_Channel3_BASE (MDMA_BASE + 0x00000100UL)
2498#define MDMA_Channel4_BASE (MDMA_BASE + 0x00000140UL)
2499#define MDMA_Channel5_BASE (MDMA_BASE + 0x00000180UL)
2500#define MDMA_Channel6_BASE (MDMA_BASE + 0x000001C0UL)
2501#define MDMA_Channel7_BASE (MDMA_BASE + 0x00000200UL)
2502#define MDMA_Channel8_BASE (MDMA_BASE + 0x00000240UL)
2503#define MDMA_Channel9_BASE (MDMA_BASE + 0x00000280UL)
2504#define MDMA_Channel10_BASE (MDMA_BASE + 0x000002C0UL)
2505#define MDMA_Channel11_BASE (MDMA_BASE + 0x00000300UL)
2506#define MDMA_Channel12_BASE (MDMA_BASE + 0x00000340UL)
2507#define MDMA_Channel13_BASE (MDMA_BASE + 0x00000380UL)
2508#define MDMA_Channel14_BASE (MDMA_BASE + 0x000003C0UL)
2509#define MDMA_Channel15_BASE (MDMA_BASE + 0x00000400UL)
2510
2511#define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2512#define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2513#define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2514#define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2515#define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2516#define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2517
2518#define RAMECC2_Monitor1_BASE (RAMECC2_BASE + 0x20UL)
2519#define RAMECC2_Monitor2_BASE (RAMECC2_BASE + 0x40UL)
2520#define RAMECC2_Monitor3_BASE (RAMECC2_BASE + 0x60UL)
2521
2522#define RAMECC3_Monitor1_BASE (RAMECC3_BASE + 0x20UL)
2523#define RAMECC3_Monitor2_BASE (RAMECC3_BASE + 0x40UL)
2524
2525
2526
2527#define GPV_BASE (PERIPH_BASE + 0x11000000UL)
2536#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
2537#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
2538#define TIM4 ((TIM_TypeDef *) TIM4_BASE)
2539#define TIM5 ((TIM_TypeDef *) TIM5_BASE)
2540#define TIM6 ((TIM_TypeDef *) TIM6_BASE)
2541#define TIM7 ((TIM_TypeDef *) TIM7_BASE)
2542#define TIM13 ((TIM_TypeDef *) TIM13_BASE)
2543#define TIM14 ((TIM_TypeDef *) TIM14_BASE)
2544#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE)
2545#define RTC ((RTC_TypeDef *) RTC_BASE)
2546#define WWDG1 ((WWDG_TypeDef *) WWDG1_BASE)
2547
2548
2549#define IWDG1 ((IWDG_TypeDef *) IWDG1_BASE)
2550#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
2551#define SPI3 ((SPI_TypeDef *) SPI3_BASE)
2552#define SPI4 ((SPI_TypeDef *) SPI4_BASE)
2553#define SPI5 ((SPI_TypeDef *) SPI5_BASE)
2554#define SPI6 ((SPI_TypeDef *) SPI6_BASE)
2555#define USART2 ((USART_TypeDef *) USART2_BASE)
2556#define USART3 ((USART_TypeDef *) USART3_BASE)
2557#define USART6 ((USART_TypeDef *) USART6_BASE)
2558#define USART10 ((USART_TypeDef *) USART10_BASE)
2559#define UART7 ((USART_TypeDef *) UART7_BASE)
2560#define UART8 ((USART_TypeDef *) UART8_BASE)
2561#define UART9 ((USART_TypeDef *) UART9_BASE)
2562#define CRS ((CRS_TypeDef *) CRS_BASE)
2563#define UART4 ((USART_TypeDef *) UART4_BASE)
2564#define UART5 ((USART_TypeDef *) UART5_BASE)
2565#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
2566#define I2C2 ((I2C_TypeDef *) I2C2_BASE)
2567#define I2C3 ((I2C_TypeDef *) I2C3_BASE)
2568#define I2C4 ((I2C_TypeDef *) I2C4_BASE)
2569#define I2C5 ((I2C_TypeDef *) I2C5_BASE)
2570#define FDCAN1 ((FDCAN_GlobalTypeDef *) FDCAN1_BASE)
2571#define FDCAN2 ((FDCAN_GlobalTypeDef *) FDCAN2_BASE)
2572#define FDCAN_CCU ((FDCAN_ClockCalibrationUnit_TypeDef *) FDCAN_CCU_BASE)
2573#define FDCAN3 ((FDCAN_GlobalTypeDef *) FDCAN3_BASE)
2574#define TIM23 ((TIM_TypeDef *) TIM23_BASE)
2575#define TIM24 ((TIM_TypeDef *) TIM24_BASE)
2576#define CEC ((CEC_TypeDef *) CEC_BASE)
2577#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)
2578#define PWR ((PWR_TypeDef *) PWR_BASE)
2579#define DAC1 ((DAC_TypeDef *) DAC1_BASE)
2580#define LPUART1 ((USART_TypeDef *) LPUART1_BASE)
2581#define SWPMI1 ((SWPMI_TypeDef *) SWPMI1_BASE)
2582#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE)
2583#define LPTIM3 ((LPTIM_TypeDef *) LPTIM3_BASE)
2584#define DTS ((DTS_TypeDef *) DTS_BASE)
2585#define LPTIM4 ((LPTIM_TypeDef *) LPTIM4_BASE)
2586#define LPTIM5 ((LPTIM_TypeDef *) LPTIM5_BASE)
2587
2588#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
2589#define COMP12 ((COMPOPT_TypeDef *) COMP12_BASE)
2590#define COMP1 ((COMP_TypeDef *) COMP1_BASE)
2591#define COMP2 ((COMP_TypeDef *) COMP2_BASE)
2592#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE)
2593#define OPAMP ((OPAMP_TypeDef *) OPAMP_BASE)
2594#define OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE)
2595#define OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE)
2596
2597
2598#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
2599#define EXTI_D1 ((EXTI_Core_TypeDef *) EXTI_D1_BASE)
2600#define EXTI_D2 ((EXTI_Core_TypeDef *) EXTI_D2_BASE)
2601#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
2602#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
2603#define TIM8 ((TIM_TypeDef *) TIM8_BASE)
2604#define USART1 ((USART_TypeDef *) USART1_BASE)
2605#define TIM12 ((TIM_TypeDef *) TIM12_BASE)
2606#define TIM15 ((TIM_TypeDef *) TIM15_BASE)
2607#define TIM16 ((TIM_TypeDef *) TIM16_BASE)
2608#define TIM17 ((TIM_TypeDef *) TIM17_BASE)
2609#define SAI1 ((SAI_TypeDef *) SAI1_BASE)
2610#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)
2611#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)
2612#define SAI4 ((SAI_TypeDef *) SAI4_BASE)
2613#define SAI4_Block_A ((SAI_Block_TypeDef *)SAI4_Block_A_BASE)
2614#define SAI4_Block_B ((SAI_Block_TypeDef *)SAI4_Block_B_BASE)
2615
2616#define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)
2617#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)
2618#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)
2619#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)
2620#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)
2621#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)
2622#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)
2623#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)
2624#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)
2625#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)
2626#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)
2627#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)
2628#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)
2629#define DMA2D ((DMA2D_TypeDef *) DMA2D_BASE)
2630#define DCMI ((DCMI_TypeDef *) DCMI_BASE)
2631#define PSSI ((PSSI_TypeDef *) PSSI_BASE)
2632#define RCC ((RCC_TypeDef *) RCC_BASE)
2633#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
2634#define CRC ((CRC_TypeDef *) CRC_BASE)
2635
2636#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
2637#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
2638#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
2639#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
2640#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)
2641#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
2642#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)
2643#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)
2644#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)
2645#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)
2646
2647#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
2648#define ADC2 ((ADC_TypeDef *) ADC2_BASE)
2649#define ADC3 ((ADC_TypeDef *) ADC3_BASE)
2650#define ADC3_COMMON ((ADC_Common_TypeDef *) ADC3_COMMON_BASE)
2651#define ADC12_COMMON ((ADC_Common_TypeDef *) ADC12_COMMON_BASE)
2652
2653#define CRYP ((CRYP_TypeDef *) CRYP_BASE)
2654#define HASH ((HASH_TypeDef *) HASH_BASE)
2655#define HASH_DIGEST ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)
2656#define RNG ((RNG_TypeDef *) RNG_BASE)
2657#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE)
2658#define DLYB_SDMMC2 ((DLYB_TypeDef *) DLYB_SDMMC2_BASE)
2659#define FMAC ((FMAC_TypeDef *) FMAC_BASE)
2660#define CORDIC ((CORDIC_TypeDef *) CORDIC_BASE)
2661
2662#define BDMA ((BDMA_TypeDef *) BDMA_BASE)
2663#define BDMA_Channel0 ((BDMA_Channel_TypeDef *) BDMA_Channel0_BASE)
2664#define BDMA_Channel1 ((BDMA_Channel_TypeDef *) BDMA_Channel1_BASE)
2665#define BDMA_Channel2 ((BDMA_Channel_TypeDef *) BDMA_Channel2_BASE)
2666#define BDMA_Channel3 ((BDMA_Channel_TypeDef *) BDMA_Channel3_BASE)
2667#define BDMA_Channel4 ((BDMA_Channel_TypeDef *) BDMA_Channel4_BASE)
2668#define BDMA_Channel5 ((BDMA_Channel_TypeDef *) BDMA_Channel5_BASE)
2669#define BDMA_Channel6 ((BDMA_Channel_TypeDef *) BDMA_Channel6_BASE)
2670#define BDMA_Channel7 ((BDMA_Channel_TypeDef *) BDMA_Channel7_BASE)
2671
2672#define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
2673#define RAMECC1_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor1_BASE)
2674#define RAMECC1_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor2_BASE)
2675#define RAMECC1_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor3_BASE)
2676#define RAMECC1_Monitor4 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor4_BASE)
2677#define RAMECC1_Monitor5 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor5_BASE)
2678#define RAMECC1_Monitor6 ((RAMECC_MonitorTypeDef *)RAMECC1_Monitor6_BASE)
2679
2680#define RAMECC2 ((RAMECC_TypeDef *)RAMECC2_BASE)
2681#define RAMECC2_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor1_BASE)
2682#define RAMECC2_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor2_BASE)
2683#define RAMECC2_Monitor3 ((RAMECC_MonitorTypeDef *)RAMECC2_Monitor3_BASE)
2684
2685#define RAMECC3 ((RAMECC_TypeDef *)RAMECC3_BASE)
2686#define RAMECC3_Monitor1 ((RAMECC_MonitorTypeDef *)RAMECC3_Monitor1_BASE)
2687#define RAMECC3_Monitor2 ((RAMECC_MonitorTypeDef *)RAMECC3_Monitor2_BASE)
2688
2689#define DMAMUX2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_BASE)
2690#define DMAMUX2_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel0_BASE)
2691#define DMAMUX2_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel1_BASE)
2692#define DMAMUX2_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel2_BASE)
2693#define DMAMUX2_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel3_BASE)
2694#define DMAMUX2_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel4_BASE)
2695#define DMAMUX2_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel5_BASE)
2696#define DMAMUX2_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel6_BASE)
2697#define DMAMUX2_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX2_Channel7_BASE)
2698
2699
2700#define DMAMUX2_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator0_BASE)
2701#define DMAMUX2_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator1_BASE)
2702#define DMAMUX2_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator2_BASE)
2703#define DMAMUX2_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator3_BASE)
2704#define DMAMUX2_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator4_BASE)
2705#define DMAMUX2_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator5_BASE)
2706#define DMAMUX2_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator6_BASE)
2707#define DMAMUX2_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX2_RequestGenerator7_BASE)
2708
2709#define DMAMUX2_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX2_ChannelStatus_BASE)
2710#define DMAMUX2_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX2_RequestGenStatus_BASE)
2711
2712#define DMA2 ((DMA_TypeDef *) DMA2_BASE)
2713#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
2714#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
2715#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
2716#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
2717#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
2718#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
2719#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
2720#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
2721
2722#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
2723#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
2724#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
2725#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
2726#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
2727#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
2728#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
2729#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
2730#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
2731
2732
2733#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)
2734#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)
2735#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)
2736#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)
2737#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)
2738#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)
2739#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)
2740#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)
2741#define DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)
2742#define DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)
2743#define DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)
2744#define DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)
2745#define DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)
2746#define DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE)
2747#define DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE)
2748#define DMAMUX1_Channel14 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel14_BASE)
2749#define DMAMUX1_Channel15 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel15_BASE)
2750
2751#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)
2752#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)
2753#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)
2754#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)
2755#define DMAMUX1_RequestGenerator4 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator4_BASE)
2756#define DMAMUX1_RequestGenerator5 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator5_BASE)
2757#define DMAMUX1_RequestGenerator6 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator6_BASE)
2758#define DMAMUX1_RequestGenerator7 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator7_BASE)
2759
2760#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)
2761#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)
2762
2763
2764#define FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)
2765#define FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)
2766#define FMC_Bank2_R ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE)
2767#define FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)
2768#define FMC_Bank5_6_R ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)
2769
2770#define OCTOSPI1 ((OCTOSPI_TypeDef *) OCTOSPI1_R_BASE)
2771#define DLYB_OCTOSPI1 ((DLYB_TypeDef *) DLYB_OCTOSPI1_BASE)
2772#define OCTOSPI2 ((OCTOSPI_TypeDef *) OCTOSPI2_R_BASE)
2773#define DLYB_OCTOSPI2 ((DLYB_TypeDef *) DLYB_OCTOSPI2_BASE)
2774#define OCTOSPIM ((OCTOSPIM_TypeDef *) OCTOSPIM_BASE)
2775
2776#define OTFDEC1 ((OTFDEC_TypeDef *) OTFDEC1_BASE)
2777#define OTFDEC1_REGION1 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION1_BASE)
2778#define OTFDEC1_REGION2 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION2_BASE)
2779#define OTFDEC1_REGION3 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION3_BASE)
2780#define OTFDEC1_REGION4 ((OTFDEC_Region_TypeDef *) OTFDEC1_REGION4_BASE)
2781
2782#define OTFDEC2 ((OTFDEC_TypeDef *) OTFDEC2_BASE)
2783#define OTFDEC2_REGION1 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION1_BASE)
2784#define OTFDEC2_REGION2 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION2_BASE)
2785#define OTFDEC2_REGION3 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION3_BASE)
2786#define OTFDEC2_REGION4 ((OTFDEC_Region_TypeDef *) OTFDEC2_REGION4_BASE)
2787
2788#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)
2789#define DLYB_SDMMC1 ((DLYB_TypeDef *) DLYB_SDMMC1_BASE)
2790
2791#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
2792
2793#define HSEM ((HSEM_TypeDef *) HSEM_BASE)
2794#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100UL))
2795
2796#define LTDC ((LTDC_TypeDef *)LTDC_BASE)
2797#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)
2798#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)
2799
2800#define MDIOS ((MDIOS_TypeDef *) MDIOS_BASE)
2801
2802#define ETH ((ETH_TypeDef *)ETH_BASE)
2803#define MDMA ((MDMA_TypeDef *)MDMA_BASE)
2804#define MDMA_Channel0 ((MDMA_Channel_TypeDef *)MDMA_Channel0_BASE)
2805#define MDMA_Channel1 ((MDMA_Channel_TypeDef *)MDMA_Channel1_BASE)
2806#define MDMA_Channel2 ((MDMA_Channel_TypeDef *)MDMA_Channel2_BASE)
2807#define MDMA_Channel3 ((MDMA_Channel_TypeDef *)MDMA_Channel3_BASE)
2808#define MDMA_Channel4 ((MDMA_Channel_TypeDef *)MDMA_Channel4_BASE)
2809#define MDMA_Channel5 ((MDMA_Channel_TypeDef *)MDMA_Channel5_BASE)
2810#define MDMA_Channel6 ((MDMA_Channel_TypeDef *)MDMA_Channel6_BASE)
2811#define MDMA_Channel7 ((MDMA_Channel_TypeDef *)MDMA_Channel7_BASE)
2812#define MDMA_Channel8 ((MDMA_Channel_TypeDef *)MDMA_Channel8_BASE)
2813#define MDMA_Channel9 ((MDMA_Channel_TypeDef *)MDMA_Channel9_BASE)
2814#define MDMA_Channel10 ((MDMA_Channel_TypeDef *)MDMA_Channel10_BASE)
2815#define MDMA_Channel11 ((MDMA_Channel_TypeDef *)MDMA_Channel11_BASE)
2816#define MDMA_Channel12 ((MDMA_Channel_TypeDef *)MDMA_Channel12_BASE)
2817#define MDMA_Channel13 ((MDMA_Channel_TypeDef *)MDMA_Channel13_BASE)
2818#define MDMA_Channel14 ((MDMA_Channel_TypeDef *)MDMA_Channel14_BASE)
2819#define MDMA_Channel15 ((MDMA_Channel_TypeDef *)MDMA_Channel15_BASE)
2820
2821
2822#define USB1_OTG_HS ((USB_OTG_GlobalTypeDef *) USB1_OTG_HS_PERIPH_BASE)
2823
2824/* Legacy defines */
2825#define USB_OTG_HS USB1_OTG_HS
2826#define USB_OTG_HS_PERIPH_BASE USB1_OTG_HS_PERIPH_BASE
2827
2828#define GPV ((GPV_TypeDef *) GPV_BASE)
2829
2841#define LSI_STARTUP_TIME 130U
2851/******************************************************************************/
2852/* Peripheral Registers_Bits_Definition */
2853/******************************************************************************/
2854
2855/******************************************************************************/
2856/* */
2857/* Analog to Digital Converter */
2858/* */
2859/******************************************************************************/
2860/******************************* ADC VERSION ********************************/
2861#define ADC_VER_V5_V90
2862/******************** Bit definition for ADC_ISR register ********************/
2863#define ADC_ISR_ADRDY_Pos (0U)
2864#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos)
2865#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk
2866#define ADC_ISR_EOSMP_Pos (1U)
2867#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos)
2868#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk
2869#define ADC_ISR_EOC_Pos (2U)
2870#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos)
2871#define ADC_ISR_EOC ADC_ISR_EOC_Msk
2872#define ADC_ISR_EOS_Pos (3U)
2873#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos)
2874#define ADC_ISR_EOS ADC_ISR_EOS_Msk
2875#define ADC_ISR_OVR_Pos (4U)
2876#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos)
2877#define ADC_ISR_OVR ADC_ISR_OVR_Msk
2878#define ADC_ISR_JEOC_Pos (5U)
2879#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos)
2880#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk
2881#define ADC_ISR_JEOS_Pos (6U)
2882#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos)
2883#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk
2884#define ADC_ISR_AWD1_Pos (7U)
2885#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos)
2886#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk
2887#define ADC_ISR_AWD2_Pos (8U)
2888#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos)
2889#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk
2890#define ADC_ISR_AWD3_Pos (9U)
2891#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos)
2892#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk
2893#define ADC_ISR_JQOVF_Pos (10U)
2894#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos)
2895#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk
2896#define ADC_ISR_LDORDY_Pos (12U)
2897#define ADC_ISR_LDORDY_Msk (0x1UL << ADC_ISR_LDORDY_Pos)
2898#define ADC_ISR_LDORDY ADC_ISR_LDORDY_Msk
2900/******************** Bit definition for ADC_IER register ********************/
2901#define ADC_IER_ADRDYIE_Pos (0U)
2902#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos)
2903#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk
2904#define ADC_IER_EOSMPIE_Pos (1U)
2905#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos)
2906#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk
2907#define ADC_IER_EOCIE_Pos (2U)
2908#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos)
2909#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk
2910#define ADC_IER_EOSIE_Pos (3U)
2911#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos)
2912#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk
2913#define ADC_IER_OVRIE_Pos (4U)
2914#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos)
2915#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk
2916#define ADC_IER_JEOCIE_Pos (5U)
2917#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos)
2918#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk
2919#define ADC_IER_JEOSIE_Pos (6U)
2920#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos)
2921#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk
2922#define ADC_IER_AWD1IE_Pos (7U)
2923#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos)
2924#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk
2925#define ADC_IER_AWD2IE_Pos (8U)
2926#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos)
2927#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk
2928#define ADC_IER_AWD3IE_Pos (9U)
2929#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos)
2930#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk
2931#define ADC_IER_JQOVFIE_Pos (10U)
2932#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos)
2933#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk
2935/******************** Bit definition for ADC_CR register ********************/
2936#define ADC_CR_ADEN_Pos (0U)
2937#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos)
2938#define ADC_CR_ADEN ADC_CR_ADEN_Msk
2939#define ADC_CR_ADDIS_Pos (1U)
2940#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos)
2941#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk
2942#define ADC_CR_ADSTART_Pos (2U)
2943#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos)
2944#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk
2945#define ADC_CR_JADSTART_Pos (3U)
2946#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos)
2947#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk
2948#define ADC_CR_ADSTP_Pos (4U)
2949#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos)
2950#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk
2951#define ADC_CR_JADSTP_Pos (5U)
2952#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos)
2953#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk
2954#define ADC_CR_BOOST_Pos (8U)
2955#define ADC_CR_BOOST_Msk (0x3UL << ADC_CR_BOOST_Pos)
2956#define ADC_CR_BOOST ADC_CR_BOOST_Msk
2957#define ADC_CR_BOOST_0 (0x1UL << ADC_CR_BOOST_Pos)
2958#define ADC_CR_BOOST_1 (0x2UL << ADC_CR_BOOST_Pos)
2959#define ADC_CR_ADCALLIN_Pos (16U)
2960#define ADC_CR_ADCALLIN_Msk (0x1UL << ADC_CR_ADCALLIN_Pos)
2961#define ADC_CR_ADCALLIN ADC_CR_ADCALLIN_Msk
2962#define ADC_CR_LINCALRDYW1_Pos (22U)
2963#define ADC_CR_LINCALRDYW1_Msk (0x1UL << ADC_CR_LINCALRDYW1_Pos)
2964#define ADC_CR_LINCALRDYW1 ADC_CR_LINCALRDYW1_Msk
2965#define ADC_CR_LINCALRDYW2_Pos (23U)
2966#define ADC_CR_LINCALRDYW2_Msk (0x1UL << ADC_CR_LINCALRDYW2_Pos)
2967#define ADC_CR_LINCALRDYW2 ADC_CR_LINCALRDYW2_Msk
2968#define ADC_CR_LINCALRDYW3_Pos (24U)
2969#define ADC_CR_LINCALRDYW3_Msk (0x1UL << ADC_CR_LINCALRDYW3_Pos)
2970#define ADC_CR_LINCALRDYW3 ADC_CR_LINCALRDYW3_Msk
2971#define ADC_CR_LINCALRDYW4_Pos (25U)
2972#define ADC_CR_LINCALRDYW4_Msk (0x1UL << ADC_CR_LINCALRDYW4_Pos)
2973#define ADC_CR_LINCALRDYW4 ADC_CR_LINCALRDYW4_Msk
2974#define ADC_CR_LINCALRDYW5_Pos (26U)
2975#define ADC_CR_LINCALRDYW5_Msk (0x1UL << ADC_CR_LINCALRDYW5_Pos)
2976#define ADC_CR_LINCALRDYW5 ADC_CR_LINCALRDYW5_Msk
2977#define ADC_CR_LINCALRDYW6_Pos (27U)
2978#define ADC_CR_LINCALRDYW6_Msk (0x1UL << ADC_CR_LINCALRDYW6_Pos)
2979#define ADC_CR_LINCALRDYW6 ADC_CR_LINCALRDYW6_Msk
2980#define ADC_CR_ADVREGEN_Pos (28U)
2981#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos)
2982#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk
2983#define ADC_CR_DEEPPWD_Pos (29U)
2984#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos)
2985#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk
2986#define ADC_CR_ADCALDIF_Pos (30U)
2987#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos)
2988#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk
2989#define ADC_CR_ADCAL_Pos (31U)
2990#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos)
2991#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk
2993/******************** Bit definition for ADC_CFGR register ********************/
2994#define ADC_CFGR_DMNGT_Pos (0U)
2995#define ADC_CFGR_DMNGT_Msk (0x3UL << ADC_CFGR_DMNGT_Pos)
2996#define ADC_CFGR_DMNGT ADC_CFGR_DMNGT_Msk
2997#define ADC_CFGR_DMNGT_0 (0x1UL << ADC_CFGR_DMNGT_Pos)
2998#define ADC_CFGR_DMNGT_1 (0x2UL << ADC_CFGR_DMNGT_Pos)
3000#define ADC_CFGR_RES_Pos (2U)
3001#define ADC_CFGR_RES_Msk (0x7UL << ADC_CFGR_RES_Pos)
3002#define ADC_CFGR_RES ADC_CFGR_RES_Msk
3003#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos)
3004#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos)
3005#define ADC_CFGR_RES_2 (0x4UL << ADC_CFGR_RES_Pos)
3007#define ADC_CFGR_EXTSEL_Pos (5U)
3008#define ADC_CFGR_EXTSEL_Msk (0x1FUL << ADC_CFGR_EXTSEL_Pos)
3009#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk
3010#define ADC_CFGR_EXTSEL_0 (0x01UL << ADC_CFGR_EXTSEL_Pos)
3011#define ADC_CFGR_EXTSEL_1 (0x02UL << ADC_CFGR_EXTSEL_Pos)
3012#define ADC_CFGR_EXTSEL_2 (0x04UL << ADC_CFGR_EXTSEL_Pos)
3013#define ADC_CFGR_EXTSEL_3 (0x08UL << ADC_CFGR_EXTSEL_Pos)
3014#define ADC_CFGR_EXTSEL_4 (0x10UL << ADC_CFGR_EXTSEL_Pos)
3016#define ADC_CFGR_EXTEN_Pos (10U)
3017#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos)
3018#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk
3019#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos)
3020#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos)
3022#define ADC_CFGR_OVRMOD_Pos (12U)
3023#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos)
3024#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk
3025#define ADC_CFGR_CONT_Pos (13U)
3026#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos)
3027#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk
3028#define ADC_CFGR_AUTDLY_Pos (14U)
3029#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos)
3030#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk
3032#define ADC_CFGR_DISCEN_Pos (16U)
3033#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos)
3034#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk
3036#define ADC_CFGR_DISCNUM_Pos (17U)
3037#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos)
3038#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk
3039#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos)
3040#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos)
3041#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos)
3043#define ADC_CFGR_JDISCEN_Pos (20U)
3044#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos)
3045#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk
3046#define ADC_CFGR_JQM_Pos (21U)
3047#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos)
3048#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk
3049#define ADC_CFGR_AWD1SGL_Pos (22U)
3050#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos)
3051#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk
3052#define ADC_CFGR_AWD1EN_Pos (23U)
3053#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos)
3054#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk
3055#define ADC_CFGR_JAWD1EN_Pos (24U)
3056#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos)
3057#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk
3058#define ADC_CFGR_JAUTO_Pos (25U)
3059#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos)
3060#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk
3062#define ADC_CFGR_AWD1CH_Pos (26U)
3063#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos)
3064#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk
3065#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos)
3066#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos)
3067#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos)
3068#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos)
3069#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos)
3071#define ADC_CFGR_JQDIS_Pos (31U)
3072#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos)
3073#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk
3075#define ADC3_CFGR_DMAEN_Pos (0U)
3076#define ADC3_CFGR_DMAEN_Msk (0x1UL << ADC3_CFGR_DMAEN_Pos)
3077#define ADC3_CFGR_DMAEN ADC3_CFGR_DMAEN_Msk
3078#define ADC3_CFGR_DMACFG_Pos (1U)
3079#define ADC3_CFGR_DMACFG_Msk (0x1UL << ADC3_CFGR_DMACFG_Pos)
3080#define ADC3_CFGR_DMACFG ADC3_CFGR_DMACFG_Msk
3082#define ADC3_CFGR_RES_Pos (3U)
3083#define ADC3_CFGR_RES_Msk (0x3UL << ADC3_CFGR_RES_Pos)
3084#define ADC3_CFGR_RES ADC3_CFGR_RES_Msk
3085#define ADC3_CFGR_RES_0 (0x1UL << ADC3_CFGR_RES_Pos)
3086#define ADC3_CFGR_RES_1 (0x2UL << ADC3_CFGR_RES_Pos)
3088#define ADC3_CFGR_ALIGN_Pos (15U)
3089#define ADC3_CFGR_ALIGN_Msk (0x1UL << ADC3_CFGR_ALIGN_Pos)
3090#define ADC3_CFGR_ALIGN ADC3_CFGR_ALIGN_Msk
3091/******************** Bit definition for ADC_CFGR2 register ********************/
3092#define ADC_CFGR2_ROVSE_Pos (0U)
3093#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos)
3094#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk
3095#define ADC_CFGR2_JOVSE_Pos (1U)
3096#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos)
3097#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk
3099#define ADC_CFGR2_OVSS_Pos (5U)
3100#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos)
3101#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk
3102#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos)
3103#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos)
3104#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos)
3105#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos)
3107#define ADC_CFGR2_TROVS_Pos (9U)
3108#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos)
3109#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk
3110#define ADC_CFGR2_ROVSM_Pos (10U)
3111#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos)
3112#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk
3114#define ADC_CFGR2_RSHIFT1_Pos (11U)
3115#define ADC_CFGR2_RSHIFT1_Msk (0x1UL << ADC_CFGR2_RSHIFT1_Pos)
3116#define ADC_CFGR2_RSHIFT1 ADC_CFGR2_RSHIFT1_Msk
3117#define ADC_CFGR2_RSHIFT2_Pos (12U)
3118#define ADC_CFGR2_RSHIFT2_Msk (0x1UL << ADC_CFGR2_RSHIFT2_Pos)
3119#define ADC_CFGR2_RSHIFT2 ADC_CFGR2_RSHIFT2_Msk
3120#define ADC_CFGR2_RSHIFT3_Pos (13U)
3121#define ADC_CFGR2_RSHIFT3_Msk (0x1UL << ADC_CFGR2_RSHIFT3_Pos)
3122#define ADC_CFGR2_RSHIFT3 ADC_CFGR2_RSHIFT3_Msk
3123#define ADC_CFGR2_RSHIFT4_Pos (14U)
3124#define ADC_CFGR2_RSHIFT4_Msk (0x1UL << ADC_CFGR2_RSHIFT4_Pos)
3125#define ADC_CFGR2_RSHIFT4 ADC_CFGR2_RSHIFT4_Msk
3127#define ADC_CFGR2_OVSR_Pos (16U)
3128#define ADC_CFGR2_OVSR_Msk (0x3FFUL << ADC_CFGR2_OVSR_Pos)
3129#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk
3130#define ADC_CFGR2_OVSR_0 (0x001UL << ADC_CFGR2_OVSR_Pos)
3131#define ADC_CFGR2_OVSR_1 (0x002UL << ADC_CFGR2_OVSR_Pos)
3132#define ADC_CFGR2_OVSR_2 (0x004UL << ADC_CFGR2_OVSR_Pos)
3133#define ADC_CFGR2_OVSR_3 (0x008UL << ADC_CFGR2_OVSR_Pos)
3134#define ADC_CFGR2_OVSR_4 (0x010UL << ADC_CFGR2_OVSR_Pos)
3135#define ADC_CFGR2_OVSR_5 (0x020UL << ADC_CFGR2_OVSR_Pos)
3136#define ADC_CFGR2_OVSR_6 (0x040UL << ADC_CFGR2_OVSR_Pos)
3137#define ADC_CFGR2_OVSR_7 (0x080UL << ADC_CFGR2_OVSR_Pos)
3138#define ADC_CFGR2_OVSR_8 (0x100UL << ADC_CFGR2_OVSR_Pos)
3139#define ADC_CFGR2_OVSR_9 (0x200UL << ADC_CFGR2_OVSR_Pos)
3141#define ADC_CFGR2_LSHIFT_Pos (28U)
3142#define ADC_CFGR2_LSHIFT_Msk (0xFUL << ADC_CFGR2_LSHIFT_Pos)
3143#define ADC_CFGR2_LSHIFT ADC_CFGR2_LSHIFT_Msk
3144#define ADC_CFGR2_LSHIFT_0 (0x1UL << ADC_CFGR2_LSHIFT_Pos)
3145#define ADC_CFGR2_LSHIFT_1 (0x2UL << ADC_CFGR2_LSHIFT_Pos)
3146#define ADC_CFGR2_LSHIFT_2 (0x4UL << ADC_CFGR2_LSHIFT_Pos)
3147#define ADC_CFGR2_LSHIFT_3 (0x8UL << ADC_CFGR2_LSHIFT_Pos)
3149#define ADC3_CFGR2_OVSR_Pos (2U)
3150#define ADC3_CFGR2_OVSR_Msk (0x7UL << ADC3_CFGR2_OVSR_Pos)
3151#define ADC3_CFGR2_OVSR ADC3_CFGR2_OVSR_Msk
3152#define ADC3_CFGR2_OVSR_0 (0x1UL << ADC3_CFGR2_OVSR_Pos)
3153#define ADC3_CFGR2_OVSR_1 (0x2UL << ADC3_CFGR2_OVSR_Pos)
3154#define ADC3_CFGR2_OVSR_2 (0x4UL << ADC3_CFGR2_OVSR_Pos)
3156#define ADC3_CFGR2_SWTRIG_Pos (25U)
3157#define ADC3_CFGR2_SWTRIG_Msk (0x1UL << ADC3_CFGR2_SWTRIG_Pos)
3158#define ADC3_CFGR2_SWTRIG ADC3_CFGR2_SWTRIG_Msk
3159#define ADC3_CFGR2_BULB_Pos (26U)
3160#define ADC3_CFGR2_BULB_Msk (0x1UL << ADC3_CFGR2_BULB_Pos)
3161#define ADC3_CFGR2_BULB ADC3_CFGR2_BULB_Msk
3162#define ADC3_CFGR2_SMPTRIG_Pos (27U)
3163#define ADC3_CFGR2_SMPTRIG_Msk (0x1UL << ADC3_CFGR2_SMPTRIG_Pos)
3164#define ADC3_CFGR2_SMPTRIG ADC3_CFGR2_SMPTRIG_Msk
3165/******************** Bit definition for ADC_SMPR1 register ********************/
3166#define ADC_SMPR1_SMP0_Pos (0U)
3167#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos)
3168#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk
3169#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos)
3170#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos)
3171#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos)
3173#define ADC_SMPR1_SMP1_Pos (3U)
3174#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos)
3175#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk
3176#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos)
3177#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos)
3178#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos)
3180#define ADC_SMPR1_SMP2_Pos (6U)
3181#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos)
3182#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk
3183#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos)
3184#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos)
3185#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos)
3187#define ADC_SMPR1_SMP3_Pos (9U)
3188#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos)
3189#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk
3190#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos)
3191#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos)
3192#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos)
3194#define ADC_SMPR1_SMP4_Pos (12U)
3195#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos)
3196#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk
3197#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos)
3198#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos)
3199#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos)
3201#define ADC_SMPR1_SMP5_Pos (15U)
3202#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos)
3203#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk
3204#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos)
3205#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos)
3206#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos)
3208#define ADC_SMPR1_SMP6_Pos (18U)
3209#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos)
3210#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk
3211#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos)
3212#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos)
3213#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos)
3215#define ADC_SMPR1_SMP7_Pos (21U)
3216#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos)
3217#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk
3218#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos)
3219#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos)
3220#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos)
3222#define ADC_SMPR1_SMP8_Pos (24U)
3223#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos)
3224#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk
3225#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos)
3226#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos)
3227#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos)
3229#define ADC_SMPR1_SMP9_Pos (27U)
3230#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos)
3231#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk
3232#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos)
3233#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos)
3234#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos)
3236/******************** Bit definition for ADC_SMPR2 register ********************/
3237#define ADC_SMPR2_SMP10_Pos (0U)
3238#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos)
3239#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk
3240#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos)
3241#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos)
3242#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos)
3244#define ADC_SMPR2_SMP11_Pos (3U)
3245#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos)
3246#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk
3247#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos)
3248#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos)
3249#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos)
3251#define ADC_SMPR2_SMP12_Pos (6U)
3252#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos)
3253#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk
3254#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos)
3255#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos)
3256#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos)
3258#define ADC_SMPR2_SMP13_Pos (9U)
3259#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos)
3260#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk
3261#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos)
3262#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos)
3263#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos)
3265#define ADC_SMPR2_SMP14_Pos (12U)
3266#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos)
3267#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk
3268#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos)
3269#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos)
3270#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos)
3272#define ADC_SMPR2_SMP15_Pos (15U)
3273#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos)
3274#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk
3275#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos)
3276#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos)
3277#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos)
3279#define ADC_SMPR2_SMP16_Pos (18U)
3280#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos)
3281#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk
3282#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos)
3283#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos)
3284#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos)
3286#define ADC_SMPR2_SMP17_Pos (21U)
3287#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos)
3288#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk
3289#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos)
3290#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos)
3291#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos)
3293#define ADC_SMPR2_SMP18_Pos (24U)
3294#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos)
3295#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk
3296#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos)
3297#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos)
3298#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos)
3300#define ADC_SMPR2_SMP19_Pos (27U)
3301#define ADC_SMPR2_SMP19_Msk (0x7UL << ADC_SMPR2_SMP19_Pos)
3302#define ADC_SMPR2_SMP19 ADC_SMPR2_SMP19_Msk
3303#define ADC_SMPR2_SMP19_0 (0x1UL << ADC_SMPR2_SMP19_Pos)
3304#define ADC_SMPR2_SMP19_1 (0x2UL << ADC_SMPR2_SMP19_Pos)
3305#define ADC_SMPR2_SMP19_2 (0x4UL << ADC_SMPR2_SMP19_Pos)
3307/******************** Bit definition for ADC_PCSEL register ********************/
3308#define ADC_PCSEL_PCSEL_Pos (0U)
3309#define ADC_PCSEL_PCSEL_Msk (0xFFFFFUL << ADC_PCSEL_PCSEL_Pos)
3310#define ADC_PCSEL_PCSEL ADC_PCSEL_PCSEL_Msk
3311#define ADC_PCSEL_PCSEL_0 (0x00001UL << ADC_PCSEL_PCSEL_Pos)
3312#define ADC_PCSEL_PCSEL_1 (0x00002UL << ADC_PCSEL_PCSEL_Pos)
3313#define ADC_PCSEL_PCSEL_2 (0x00004UL << ADC_PCSEL_PCSEL_Pos)
3314#define ADC_PCSEL_PCSEL_3 (0x00008UL << ADC_PCSEL_PCSEL_Pos)
3315#define ADC_PCSEL_PCSEL_4 (0x00010UL << ADC_PCSEL_PCSEL_Pos)
3316#define ADC_PCSEL_PCSEL_5 (0x00020UL << ADC_PCSEL_PCSEL_Pos)
3317#define ADC_PCSEL_PCSEL_6 (0x00040UL << ADC_PCSEL_PCSEL_Pos)
3318#define ADC_PCSEL_PCSEL_7 (0x00080UL << ADC_PCSEL_PCSEL_Pos)
3319#define ADC_PCSEL_PCSEL_8 (0x00100UL << ADC_PCSEL_PCSEL_Pos)
3320#define ADC_PCSEL_PCSEL_9 (0x00200UL << ADC_PCSEL_PCSEL_Pos)
3321#define ADC_PCSEL_PCSEL_10 (0x00400UL << ADC_PCSEL_PCSEL_Pos)
3322#define ADC_PCSEL_PCSEL_11 (0x00800UL << ADC_PCSEL_PCSEL_Pos)
3323#define ADC_PCSEL_PCSEL_12 (0x01000UL << ADC_PCSEL_PCSEL_Pos)
3324#define ADC_PCSEL_PCSEL_13 (0x02000UL << ADC_PCSEL_PCSEL_Pos)
3325#define ADC_PCSEL_PCSEL_14 (0x04000UL << ADC_PCSEL_PCSEL_Pos)
3326#define ADC_PCSEL_PCSEL_15 (0x08000UL << ADC_PCSEL_PCSEL_Pos)
3327#define ADC_PCSEL_PCSEL_16 (0x10000UL << ADC_PCSEL_PCSEL_Pos)
3328#define ADC_PCSEL_PCSEL_17 (0x20000UL << ADC_PCSEL_PCSEL_Pos)
3329#define ADC_PCSEL_PCSEL_18 (0x40000UL << ADC_PCSEL_PCSEL_Pos)
3330#define ADC_PCSEL_PCSEL_19 (0x80000UL << ADC_PCSEL_PCSEL_Pos)
3332/***************** Bit definition for ADC_LTR1, 2, 3 registers *****************/
3333#define ADC_LTR_LT_Pos (0U)
3334#define ADC_LTR_LT_Msk (0x3FFFFFFUL << ADC_LTR_LT_Pos)
3335#define ADC_LTR_LT ADC_LTR_LT_Msk
3337/***************** Bit definition for ADC_HTR1, 2, 3 registers ****************/
3338#define ADC_HTR_HT_Pos (0U)
3339#define ADC_HTR_HT_Msk (0x3FFFFFFUL << ADC_HTR_HT_Pos)
3340#define ADC_HTR_HT ADC_HTR_HT_Msk
3342/******************** Bit definition for ADC3_TR1 register *******************/
3343#define ADC3_TR1_LT1_Pos (0U)
3344#define ADC3_TR1_LT1_Msk (0xFFFUL << ADC3_TR1_LT1_Pos)
3345#define ADC3_TR1_LT1 ADC3_TR1_LT1_Msk
3347#define ADC3_TR1_AWDFILT_Pos (12U)
3348#define ADC3_TR1_AWDFILT_Msk (0x7UL << ADC3_TR1_AWDFILT_Pos)
3349#define ADC3_TR1_AWDFILT ADC3_TR1_AWDFILT_Msk
3350#define ADC3_TR1_AWDFILT_0 (0x1UL << ADC3_TR1_AWDFILT_Pos)
3351#define ADC3_TR1_AWDFILT_1 (0x2UL << ADC3_TR1_AWDFILT_Pos)
3352#define ADC3_TR1_AWDFILT_2 (0x4UL << ADC3_TR1_AWDFILT_Pos)
3354#define ADC3_TR1_HT1_Pos (16U)
3355#define ADC3_TR1_HT1_Msk (0xFFFUL << ADC3_TR1_HT1_Pos)
3356#define ADC3_TR1_HT1 ADC3_TR1_HT1_Msk
3358/******************** Bit definition for ADC3_TR2 register *******************/
3359#define ADC3_TR2_LT2_Pos (0U)
3360#define ADC3_TR2_LT2_Msk (0xFFUL << ADC3_TR2_LT2_Pos)
3361#define ADC3_TR2_LT2 ADC3_TR2_LT2_Msk
3363#define ADC3_TR2_HT2_Pos (16U)
3364#define ADC3_TR2_HT2_Msk (0xFFUL << ADC3_TR2_HT2_Pos)
3365#define ADC3_TR2_HT2 ADC3_TR2_HT2_Msk
3367/******************** Bit definition for ADC3_TR3 register *******************/
3368#define ADC3_TR3_LT3_Pos (0U)
3369#define ADC3_TR3_LT3_Msk (0xFFUL << ADC3_TR3_LT3_Pos)
3370#define ADC3_TR3_LT3 ADC3_TR3_LT3_Msk
3372#define ADC3_TR3_HT3_Pos (16U)
3373#define ADC3_TR3_HT3_Msk (0xFFUL << ADC3_TR3_HT3_Pos)
3374#define ADC3_TR3_HT3 ADC3_TR3_HT3_Msk
3376/******************** Bit definition for ADC_SQR1 register ********************/
3377#define ADC_SQR1_L_Pos (0U)
3378#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)
3379#define ADC_SQR1_L ADC_SQR1_L_Msk
3380#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)
3381#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)
3382#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)
3383#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)
3385#define ADC_SQR1_SQ1_Pos (6U)
3386#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos)
3387#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk
3388#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos)
3389#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos)
3390#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos)
3391#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos)
3392#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos)
3394#define ADC_SQR1_SQ2_Pos (12U)
3395#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos)
3396#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk
3397#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos)
3398#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos)
3399#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos)
3400#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos)
3401#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos)
3403#define ADC_SQR1_SQ3_Pos (18U)
3404#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos)
3405#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk
3406#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos)
3407#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos)
3408#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos)
3409#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos)
3410#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos)
3412#define ADC_SQR1_SQ4_Pos (24U)
3413#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos)
3414#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk
3415#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos)
3416#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos)
3417#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos)
3418#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos)
3419#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos)
3421/******************** Bit definition for ADC_SQR2 register ********************/
3422#define ADC_SQR2_SQ5_Pos (0U)
3423#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos)
3424#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk
3425#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos)
3426#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos)
3427#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos)
3428#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos)
3429#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos)
3431#define ADC_SQR2_SQ6_Pos (6U)
3432#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos)
3433#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk
3434#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos)
3435#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos)
3436#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos)
3437#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos)
3438#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos)
3440#define ADC_SQR2_SQ7_Pos (12U)
3441#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)
3442#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk
3443#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)
3444#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)
3445#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)
3446#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)
3447#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)
3449#define ADC_SQR2_SQ8_Pos (18U)
3450#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)
3451#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk
3452#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)
3453#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)
3454#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)
3455#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)
3456#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)
3458#define ADC_SQR2_SQ9_Pos (24U)
3459#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)
3460#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk
3461#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)
3462#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)
3463#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)
3464#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)
3465#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)
3467/******************** Bit definition for ADC_SQR3 register ********************/
3468#define ADC_SQR3_SQ10_Pos (0U)
3469#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos)
3470#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk
3471#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos)
3472#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos)
3473#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos)
3474#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos)
3475#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos)
3477#define ADC_SQR3_SQ11_Pos (6U)
3478#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos)
3479#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk
3480#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos)
3481#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos)
3482#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos)
3483#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos)
3484#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos)
3486#define ADC_SQR3_SQ12_Pos (12U)
3487#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos)
3488#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk
3489#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos)
3490#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos)
3491#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos)
3492#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos)
3493#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos)
3495#define ADC_SQR3_SQ13_Pos (18U)
3496#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos)
3497#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk
3498#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos)
3499#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos)
3500#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos)
3501#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos)
3502#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos)
3504#define ADC_SQR3_SQ14_Pos (24U)
3505#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos)
3506#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk
3507#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos)
3508#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos)
3509#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos)
3510#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos)
3511#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos)
3513/******************** Bit definition for ADC_SQR4 register ********************/
3514#define ADC_SQR4_SQ15_Pos (0U)
3515#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos)
3516#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk
3517#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos)
3518#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos)
3519#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos)
3520#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos)
3521#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos)
3523#define ADC_SQR4_SQ16_Pos (6U)
3524#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos)
3525#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk
3526#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos)
3527#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos)
3528#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos)
3529#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos)
3530#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos)
3531/******************** Bit definition for ADC_DR register ********************/
3532#define ADC_DR_RDATA_Pos (0U)
3533#define ADC_DR_RDATA_Msk (0xFFFFFFFFUL << ADC_DR_RDATA_Pos)
3534#define ADC_DR_RDATA ADC_DR_RDATA_Msk
3536/******************** Bit definition for ADC_JSQR register ********************/
3537#define ADC_JSQR_JL_Pos (0U)
3538#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)
3539#define ADC_JSQR_JL ADC_JSQR_JL_Msk
3540#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)
3541#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)
3543#define ADC_JSQR_JEXTSEL_Pos (2U)
3544#define ADC_JSQR_JEXTSEL_Msk (0x1FUL << ADC_JSQR_JEXTSEL_Pos)
3545#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk
3546#define ADC_JSQR_JEXTSEL_0 (0x01UL << ADC_JSQR_JEXTSEL_Pos)
3547#define ADC_JSQR_JEXTSEL_1 (0x02UL << ADC_JSQR_JEXTSEL_Pos)
3548#define ADC_JSQR_JEXTSEL_2 (0x04UL << ADC_JSQR_JEXTSEL_Pos)
3549#define ADC_JSQR_JEXTSEL_3 (0x08UL << ADC_JSQR_JEXTSEL_Pos)
3550#define ADC_JSQR_JEXTSEL_4 (0x10UL << ADC_JSQR_JEXTSEL_Pos)
3552#define ADC_JSQR_JEXTEN_Pos (7U)
3553#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos)
3554#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk
3555#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos)
3556#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos)
3558#define ADC_JSQR_JSQ1_Pos (9U)
3559#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)
3560#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk
3561#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)
3562#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)
3563#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)
3564#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)
3565#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)
3567#define ADC_JSQR_JSQ2_Pos (15U)
3568#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)
3569#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk
3570#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)
3571#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)
3572#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)
3573#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)
3574#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)
3576#define ADC_JSQR_JSQ3_Pos (21U)
3577#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)
3578#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk
3579#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)
3580#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)
3581#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)
3582#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)
3583#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)
3585#define ADC_JSQR_JSQ4_Pos (27U)
3586#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)
3587#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk
3588#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)
3589#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)
3590#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)
3591#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)
3592#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)
3594/******************** Bit definition for ADC_OFR1 register ********************/
3595#define ADC_OFR1_OFFSET1_Pos (0U)
3596#define ADC_OFR1_OFFSET1_Msk (0x3FFFFFFUL << ADC_OFR1_OFFSET1_Pos)
3597#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk
3598#define ADC_OFR1_OFFSET1_0 (0x0000001UL << ADC_OFR1_OFFSET1_Pos)
3599#define ADC_OFR1_OFFSET1_1 (0x0000002UL << ADC_OFR1_OFFSET1_Pos)
3600#define ADC_OFR1_OFFSET1_2 (0x0000004UL << ADC_OFR1_OFFSET1_Pos)
3601#define ADC_OFR1_OFFSET1_3 (0x0000008UL << ADC_OFR1_OFFSET1_Pos)
3602#define ADC_OFR1_OFFSET1_4 (0x0000010UL << ADC_OFR1_OFFSET1_Pos)
3603#define ADC_OFR1_OFFSET1_5 (0x0000020UL << ADC_OFR1_OFFSET1_Pos)
3604#define ADC_OFR1_OFFSET1_6 (0x0000040UL << ADC_OFR1_OFFSET1_Pos)
3605#define ADC_OFR1_OFFSET1_7 (0x0000080UL << ADC_OFR1_OFFSET1_Pos)
3606#define ADC_OFR1_OFFSET1_8 (0x0000100UL << ADC_OFR1_OFFSET1_Pos)
3607#define ADC_OFR1_OFFSET1_9 (0x0000200UL << ADC_OFR1_OFFSET1_Pos)
3608#define ADC_OFR1_OFFSET1_10 (0x0000400UL << ADC_OFR1_OFFSET1_Pos)
3609#define ADC_OFR1_OFFSET1_11 (0x0000800UL << ADC_OFR1_OFFSET1_Pos)
3610#define ADC_OFR1_OFFSET1_12 (0x0001000UL << ADC_OFR1_OFFSET1_Pos)
3611#define ADC_OFR1_OFFSET1_13 (0x0002000UL << ADC_OFR1_OFFSET1_Pos)
3612#define ADC_OFR1_OFFSET1_14 (0x0004000UL << ADC_OFR1_OFFSET1_Pos)
3613#define ADC_OFR1_OFFSET1_15 (0x0008000UL << ADC_OFR1_OFFSET1_Pos)
3614#define ADC_OFR1_OFFSET1_16 (0x0010000UL << ADC_OFR1_OFFSET1_Pos)
3615#define ADC_OFR1_OFFSET1_17 (0x0020000UL << ADC_OFR1_OFFSET1_Pos)
3616#define ADC_OFR1_OFFSET1_18 (0x0040000UL << ADC_OFR1_OFFSET1_Pos)
3617#define ADC_OFR1_OFFSET1_19 (0x0080000UL << ADC_OFR1_OFFSET1_Pos)
3618#define ADC_OFR1_OFFSET1_20 (0x0100000UL << ADC_OFR1_OFFSET1_Pos)
3619#define ADC_OFR1_OFFSET1_21 (0x0200000UL << ADC_OFR1_OFFSET1_Pos)
3620#define ADC_OFR1_OFFSET1_22 (0x0400000UL << ADC_OFR1_OFFSET1_Pos)
3621#define ADC_OFR1_OFFSET1_23 (0x0800000UL << ADC_OFR1_OFFSET1_Pos)
3622#define ADC_OFR1_OFFSET1_24 (0x1000000UL << ADC_OFR1_OFFSET1_Pos)
3623#define ADC_OFR1_OFFSET1_25 (0x2000000UL << ADC_OFR1_OFFSET1_Pos)
3625#define ADC_OFR1_OFFSET1_CH_Pos (26U)
3626#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos)
3627#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk
3628#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos)
3629#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos)
3630#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos)
3631#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos)
3632#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos)
3634#define ADC_OFR1_SSATE_Pos (31U)
3635#define ADC_OFR1_SSATE_Msk (0x1UL << ADC_OFR1_SSATE_Pos)
3636#define ADC_OFR1_SSATE ADC_OFR1_SSATE_Msk
3638#define ADC3_OFR1_OFFSET1_Pos (0U)
3639#define ADC3_OFR1_OFFSET1_Msk (0xFFFUL << ADC3_OFR1_OFFSET1_Pos)
3640#define ADC3_OFR1_OFFSET1 ADC3_OFR1_OFFSET1_Msk
3642#define ADC3_OFR1_OFFSETPOS_Pos (24U)
3643#define ADC3_OFR1_OFFSETPOS_Msk (0x1UL << ADC3_OFR1_OFFSETPOS_Pos)
3644#define ADC3_OFR1_OFFSETPOS ADC3_OFR1_OFFSETPOS_Msk
3645#define ADC3_OFR1_SATEN_Pos (25U)
3646#define ADC3_OFR1_SATEN_Msk (0x1UL << ADC3_OFR1_SATEN_Pos)
3647#define ADC3_OFR1_SATEN ADC3_OFR1_SATEN_Msk
3649#define ADC3_OFR1_OFFSET1_EN_Pos (31U)
3650#define ADC3_OFR1_OFFSET1_EN_Msk (0x1UL << ADC3_OFR1_OFFSET1_EN_Pos)
3651#define ADC3_OFR1_OFFSET1_EN ADC3_OFR1_OFFSET1_EN_Msk
3653/******************** Bit definition for ADC_OFR2 register ********************/
3654#define ADC_OFR2_OFFSET2_Pos (0U)
3655#define ADC_OFR2_OFFSET2_Msk (0x3FFFFFFUL << ADC_OFR2_OFFSET2_Pos)
3656#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk
3657#define ADC_OFR2_OFFSET2_0 (0x0000001UL << ADC_OFR2_OFFSET2_Pos)
3658#define ADC_OFR2_OFFSET2_1 (0x0000002UL << ADC_OFR2_OFFSET2_Pos)
3659#define ADC_OFR2_OFFSET2_2 (0x0000004UL << ADC_OFR2_OFFSET2_Pos)
3660#define ADC_OFR2_OFFSET2_3 (0x0000008UL << ADC_OFR2_OFFSET2_Pos)
3661#define ADC_OFR2_OFFSET2_4 (0x0000010UL << ADC_OFR2_OFFSET2_Pos)
3662#define ADC_OFR2_OFFSET2_5 (0x0000020UL << ADC_OFR2_OFFSET2_Pos)
3663#define ADC_OFR2_OFFSET2_6 (0x0000040UL << ADC_OFR2_OFFSET2_Pos)
3664#define ADC_OFR2_OFFSET2_7 (0x0000080UL << ADC_OFR2_OFFSET2_Pos)
3665#define ADC_OFR2_OFFSET2_8 (0x0000100UL << ADC_OFR2_OFFSET2_Pos)
3666#define ADC_OFR2_OFFSET2_9 (0x0000200UL << ADC_OFR2_OFFSET2_Pos)
3667#define ADC_OFR2_OFFSET2_10 (0x0000400UL << ADC_OFR2_OFFSET2_Pos)
3668#define ADC_OFR2_OFFSET2_11 (0x0000800UL << ADC_OFR2_OFFSET2_Pos)
3669#define ADC_OFR2_OFFSET2_12 (0x0001000UL << ADC_OFR2_OFFSET2_Pos)
3670#define ADC_OFR2_OFFSET2_13 (0x0002000UL << ADC_OFR2_OFFSET2_Pos)
3671#define ADC_OFR2_OFFSET2_14 (0x0004000UL << ADC_OFR2_OFFSET2_Pos)
3672#define ADC_OFR2_OFFSET2_15 (0x0008000UL << ADC_OFR2_OFFSET2_Pos)
3673#define ADC_OFR2_OFFSET2_16 (0x0010000UL << ADC_OFR2_OFFSET2_Pos)
3674#define ADC_OFR2_OFFSET2_17 (0x0020000UL << ADC_OFR2_OFFSET2_Pos)
3675#define ADC_OFR2_OFFSET2_18 (0x0040000UL << ADC_OFR2_OFFSET2_Pos)
3676#define ADC_OFR2_OFFSET2_19 (0x0080000UL << ADC_OFR2_OFFSET2_Pos)
3677#define ADC_OFR2_OFFSET2_20 (0x0100000UL << ADC_OFR2_OFFSET2_Pos)
3678#define ADC_OFR2_OFFSET2_21 (0x0200000UL << ADC_OFR2_OFFSET2_Pos)
3679#define ADC_OFR2_OFFSET2_22 (0x0400000UL << ADC_OFR2_OFFSET2_Pos)
3680#define ADC_OFR2_OFFSET2_23 (0x0800000UL << ADC_OFR2_OFFSET2_Pos)
3681#define ADC_OFR2_OFFSET2_24 (0x1000000UL << ADC_OFR2_OFFSET2_Pos)
3682#define ADC_OFR2_OFFSET2_25 (0x2000000UL << ADC_OFR2_OFFSET2_Pos)
3684#define ADC_OFR2_OFFSET2_CH_Pos (26U)
3685#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos)
3686#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk
3687#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos)
3688#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos)
3689#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos)
3690#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos)
3691#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos)
3693#define ADC_OFR2_SSATE_Pos (31U)
3694#define ADC_OFR2_SSATE_Msk (0x1UL << ADC_OFR2_SSATE_Pos)
3695#define ADC_OFR2_SSATE ADC_OFR2_SSATE_Msk
3697#define ADC3_OFR2_OFFSET2_Pos (0U)
3698#define ADC3_OFR2_OFFSET2_Msk (0xFFFUL << ADC3_OFR2_OFFSET2_Pos)
3699#define ADC3_OFR2_OFFSET2 ADC3_OFR2_OFFSET2_Msk
3701#define ADC3_OFR2_OFFSETPOS_Pos (24U)
3702#define ADC3_OFR2_OFFSETPOS_Msk (0x1UL << ADC3_OFR2_OFFSETPOS_Pos)
3703#define ADC3_OFR2_OFFSETPOS ADC3_OFR2_OFFSETPOS_Msk
3704#define ADC3_OFR2_SATEN_Pos (25U)
3705#define ADC3_OFR2_SATEN_Msk (0x1UL << ADC3_OFR2_SATEN_Pos)
3706#define ADC3_OFR2_SATEN ADC3_OFR2_SATEN_Msk
3708#define ADC3_OFR2_OFFSET2_EN_Pos (31U)
3709#define ADC3_OFR2_OFFSET2_EN_Msk (0x1UL << ADC3_OFR2_OFFSET2_EN_Pos)
3710#define ADC3_OFR2_OFFSET2_EN ADC3_OFR2_OFFSET2_EN_Msk
3712/******************** Bit definition for ADC_OFR3 register ********************/
3713#define ADC_OFR3_OFFSET3_Pos (0U)
3714#define ADC_OFR3_OFFSET3_Msk (0x3FFFFFFUL << ADC_OFR3_OFFSET3_Pos)
3715#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk
3716#define ADC_OFR3_OFFSET3_0 (0x0000001UL << ADC_OFR3_OFFSET3_Pos)
3717#define ADC_OFR3_OFFSET3_1 (0x0000002UL << ADC_OFR3_OFFSET3_Pos)
3718#define ADC_OFR3_OFFSET3_2 (0x0000004UL << ADC_OFR3_OFFSET3_Pos)
3719#define ADC_OFR3_OFFSET3_3 (0x0000008UL << ADC_OFR3_OFFSET3_Pos)
3720#define ADC_OFR3_OFFSET3_4 (0x0000010UL << ADC_OFR3_OFFSET3_Pos)
3721#define ADC_OFR3_OFFSET3_5 (0x0000020UL << ADC_OFR3_OFFSET3_Pos)
3722#define ADC_OFR3_OFFSET3_6 (0x0000040UL << ADC_OFR3_OFFSET3_Pos)
3723#define ADC_OFR3_OFFSET3_7 (0x0000080UL << ADC_OFR3_OFFSET3_Pos)
3724#define ADC_OFR3_OFFSET3_8 (0x0000100UL << ADC_OFR3_OFFSET3_Pos)
3725#define ADC_OFR3_OFFSET3_9 (0x0000200UL << ADC_OFR3_OFFSET3_Pos)
3726#define ADC_OFR3_OFFSET3_10 (0x0000400UL << ADC_OFR3_OFFSET3_Pos)
3727#define ADC_OFR3_OFFSET3_11 (0x0000800UL << ADC_OFR3_OFFSET3_Pos)
3728#define ADC_OFR3_OFFSET3_12 (0x0001000UL << ADC_OFR3_OFFSET3_Pos)
3729#define ADC_OFR3_OFFSET3_13 (0x0002000UL << ADC_OFR3_OFFSET3_Pos)
3730#define ADC_OFR3_OFFSET3_14 (0x0004000UL << ADC_OFR3_OFFSET3_Pos)
3731#define ADC_OFR3_OFFSET3_15 (0x0008000UL << ADC_OFR3_OFFSET3_Pos)
3732#define ADC_OFR3_OFFSET3_16 (0x0010000UL << ADC_OFR3_OFFSET3_Pos)
3733#define ADC_OFR3_OFFSET3_17 (0x0020000UL << ADC_OFR3_OFFSET3_Pos)
3734#define ADC_OFR3_OFFSET3_18 (0x0040000UL << ADC_OFR3_OFFSET3_Pos)
3735#define ADC_OFR3_OFFSET3_19 (0x0080000UL << ADC_OFR3_OFFSET3_Pos)
3736#define ADC_OFR3_OFFSET3_20 (0x0100000UL << ADC_OFR3_OFFSET3_Pos)
3737#define ADC_OFR3_OFFSET3_21 (0x0200000UL << ADC_OFR3_OFFSET3_Pos)
3738#define ADC_OFR3_OFFSET3_22 (0x0400000UL << ADC_OFR3_OFFSET3_Pos)
3739#define ADC_OFR3_OFFSET3_23 (0x0800000UL << ADC_OFR3_OFFSET3_Pos)
3740#define ADC_OFR3_OFFSET3_24 (0x1000000UL << ADC_OFR3_OFFSET3_Pos)
3741#define ADC_OFR3_OFFSET3_25 (0x2000000UL << ADC_OFR3_OFFSET3_Pos)
3743#define ADC_OFR3_OFFSET3_CH_Pos (26U)
3744#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos)
3745#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk
3746#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos)
3747#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos)
3748#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos)
3749#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos)
3750#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos)
3752#define ADC_OFR3_SSATE_Pos (31U)
3753#define ADC_OFR3_SSATE_Msk (0x1UL << ADC_OFR3_SSATE_Pos)
3754#define ADC_OFR3_SSATE ADC_OFR3_SSATE_Msk
3756#define ADC3_OFR3_OFFSET3_Pos (0U)
3757#define ADC3_OFR3_OFFSET3_Msk (0xFFFUL << ADC3_OFR3_OFFSET3_Pos)
3758#define ADC3_OFR3_OFFSET3 ADC3_OFR3_OFFSET3_Msk
3760#define ADC3_OFR3_OFFSETPOS_Pos (24U)
3761#define ADC3_OFR3_OFFSETPOS_Msk (0x1UL << ADC3_OFR3_OFFSETPOS_Pos)
3762#define ADC3_OFR3_OFFSETPOS ADC3_OFR3_OFFSETPOS_Msk
3763#define ADC3_OFR3_SATEN_Pos (25U)
3764#define ADC3_OFR3_SATEN_Msk (0x1UL << ADC3_OFR3_SATEN_Pos)
3765#define ADC3_OFR3_SATEN ADC3_OFR3_SATEN_Msk
3767#define ADC3_OFR3_OFFSET3_EN_Pos (31U)
3768#define ADC3_OFR3_OFFSET3_EN_Msk (0x1UL << ADC3_OFR3_OFFSET3_EN_Pos)
3769#define ADC3_OFR3_OFFSET3_EN ADC3_OFR3_OFFSET3_EN_Msk
3771/******************** Bit definition for ADC_OFR4 register ********************/
3772#define ADC_OFR4_OFFSET4_Pos (0U)
3773#define ADC_OFR4_OFFSET4_Msk (0x3FFFFFFUL << ADC_OFR4_OFFSET4_Pos)
3774#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk
3775#define ADC_OFR4_OFFSET4_0 (0x0000001UL << ADC_OFR4_OFFSET4_Pos)
3776#define ADC_OFR4_OFFSET4_1 (0x0000002UL << ADC_OFR4_OFFSET4_Pos)
3777#define ADC_OFR4_OFFSET4_2 (0x0000004UL << ADC_OFR4_OFFSET4_Pos)
3778#define ADC_OFR4_OFFSET4_3 (0x0000008UL << ADC_OFR4_OFFSET4_Pos)
3779#define ADC_OFR4_OFFSET4_4 (0x0000010UL << ADC_OFR4_OFFSET4_Pos)
3780#define ADC_OFR4_OFFSET4_5 (0x0000020UL << ADC_OFR4_OFFSET4_Pos)
3781#define ADC_OFR4_OFFSET4_6 (0x0000040UL << ADC_OFR4_OFFSET4_Pos)
3782#define ADC_OFR4_OFFSET4_7 (0x0000080UL << ADC_OFR4_OFFSET4_Pos)
3783#define ADC_OFR4_OFFSET4_8 (0x0000100UL << ADC_OFR4_OFFSET4_Pos)
3784#define ADC_OFR4_OFFSET4_9 (0x0000200UL << ADC_OFR4_OFFSET4_Pos)
3785#define ADC_OFR4_OFFSET4_10 (0x0000400UL << ADC_OFR4_OFFSET4_Pos)
3786#define ADC_OFR4_OFFSET4_11 (0x0000800UL << ADC_OFR4_OFFSET4_Pos)
3787#define ADC_OFR4_OFFSET4_12 (0x0001000UL << ADC_OFR4_OFFSET4_Pos)
3788#define ADC_OFR4_OFFSET4_13 (0x0002000UL << ADC_OFR4_OFFSET4_Pos)
3789#define ADC_OFR4_OFFSET4_14 (0x0004000UL << ADC_OFR4_OFFSET4_Pos)
3790#define ADC_OFR4_OFFSET4_15 (0x0008000UL << ADC_OFR4_OFFSET4_Pos)
3791#define ADC_OFR4_OFFSET4_16 (0x0010000UL << ADC_OFR4_OFFSET4_Pos)
3792#define ADC_OFR4_OFFSET4_17 (0x0020000UL << ADC_OFR4_OFFSET4_Pos)
3793#define ADC_OFR4_OFFSET4_18 (0x0040000UL << ADC_OFR4_OFFSET4_Pos)
3794#define ADC_OFR4_OFFSET4_19 (0x0080000UL << ADC_OFR4_OFFSET4_Pos)
3795#define ADC_OFR4_OFFSET4_20 (0x0100000UL << ADC_OFR4_OFFSET4_Pos)
3796#define ADC_OFR4_OFFSET4_21 (0x0200000UL << ADC_OFR4_OFFSET4_Pos)
3797#define ADC_OFR4_OFFSET4_22 (0x0400000UL << ADC_OFR4_OFFSET4_Pos)
3798#define ADC_OFR4_OFFSET4_23 (0x0800000UL << ADC_OFR4_OFFSET4_Pos)
3799#define ADC_OFR4_OFFSET4_24 (0x1000000UL << ADC_OFR4_OFFSET4_Pos)
3800#define ADC_OFR4_OFFSET4_25 (0x2000000UL << ADC_OFR4_OFFSET4_Pos)
3802#define ADC_OFR4_OFFSET4_CH_Pos (26U)
3803#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos)
3804#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk
3805#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos)
3806#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos)
3807#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos)
3808#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos)
3809#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos)
3811#define ADC_OFR4_SSATE_Pos (31U)
3812#define ADC_OFR4_SSATE_Msk (0x1UL << ADC_OFR4_SSATE_Pos)
3813#define ADC_OFR4_SSATE ADC_OFR4_SSATE_Msk
3815#define ADC3_OFR4_OFFSET4_Pos (0U)
3816#define ADC3_OFR4_OFFSET4_Msk (0xFFFUL << ADC3_OFR4_OFFSET4_Pos)
3817#define ADC3_OFR4_OFFSET4 ADC3_OFR4_OFFSET4_Msk
3819#define ADC3_OFR4_OFFSETPOS_Pos (24U)
3820#define ADC3_OFR4_OFFSETPOS_Msk (0x1UL << ADC3_OFR4_OFFSETPOS_Pos)
3821#define ADC3_OFR4_OFFSETPOS ADC3_OFR4_OFFSETPOS_Msk
3822#define ADC3_OFR4_SATEN_Pos (25U)
3823#define ADC3_OFR4_SATEN_Msk (0x1UL << ADC3_OFR4_SATEN_Pos)
3824#define ADC3_OFR4_SATEN ADC3_OFR4_SATEN_Msk
3826#define ADC3_OFR4_OFFSET4_EN_Pos (31U)
3827#define ADC3_OFR4_OFFSET4_EN_Msk (0x1UL << ADC3_OFR4_OFFSET4_EN_Pos)
3828#define ADC3_OFR4_OFFSET4_EN ADC3_OFR4_OFFSET4_EN_Msk
3830/******************** Bit definition for ADC_JDR1 register ********************/
3831#define ADC_JDR1_JDATA_Pos (0U)
3832#define ADC_JDR1_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR1_JDATA_Pos)
3833#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk
3834#define ADC_JDR1_JDATA_0 (0x00000001UL << ADC_JDR1_JDATA_Pos)
3835#define ADC_JDR1_JDATA_1 (0x00000002UL << ADC_JDR1_JDATA_Pos)
3836#define ADC_JDR1_JDATA_2 (0x00000004UL << ADC_JDR1_JDATA_Pos)
3837#define ADC_JDR1_JDATA_3 (0x00000008UL << ADC_JDR1_JDATA_Pos)
3838#define ADC_JDR1_JDATA_4 (0x00000010UL << ADC_JDR1_JDATA_Pos)
3839#define ADC_JDR1_JDATA_5 (0x00000020UL << ADC_JDR1_JDATA_Pos)
3840#define ADC_JDR1_JDATA_6 (0x00000040UL << ADC_JDR1_JDATA_Pos)
3841#define ADC_JDR1_JDATA_7 (0x00000080UL << ADC_JDR1_JDATA_Pos)
3842#define ADC_JDR1_JDATA_8 (0x00000100UL << ADC_JDR1_JDATA_Pos)
3843#define ADC_JDR1_JDATA_9 (0x00000200UL << ADC_JDR1_JDATA_Pos)
3844#define ADC_JDR1_JDATA_10 (0x00000400UL << ADC_JDR1_JDATA_Pos)
3845#define ADC_JDR1_JDATA_11 (0x00000800UL << ADC_JDR1_JDATA_Pos)
3846#define ADC_JDR1_JDATA_12 (0x00001000UL << ADC_JDR1_JDATA_Pos)
3847#define ADC_JDR1_JDATA_13 (0x00002000UL << ADC_JDR1_JDATA_Pos)
3848#define ADC_JDR1_JDATA_14 (0x00004000UL << ADC_JDR1_JDATA_Pos)
3849#define ADC_JDR1_JDATA_15 (0x00008000UL << ADC_JDR1_JDATA_Pos)
3850#define ADC_JDR1_JDATA_16 (0x00010000UL << ADC_JDR1_JDATA_Pos)
3851#define ADC_JDR1_JDATA_17 (0x00020000UL << ADC_JDR1_JDATA_Pos)
3852#define ADC_JDR1_JDATA_18 (0x00040000UL << ADC_JDR1_JDATA_Pos)
3853#define ADC_JDR1_JDATA_19 (0x00080000UL << ADC_JDR1_JDATA_Pos)
3854#define ADC_JDR1_JDATA_20 (0x00100000UL << ADC_JDR1_JDATA_Pos)
3855#define ADC_JDR1_JDATA_21 (0x00200000UL << ADC_JDR1_JDATA_Pos)
3856#define ADC_JDR1_JDATA_22 (0x00400000UL << ADC_JDR1_JDATA_Pos)
3857#define ADC_JDR1_JDATA_23 (0x00800000UL << ADC_JDR1_JDATA_Pos)
3858#define ADC_JDR1_JDATA_24 (0x01000000UL << ADC_JDR1_JDATA_Pos)
3859#define ADC_JDR1_JDATA_25 (0x02000000UL << ADC_JDR1_JDATA_Pos)
3860#define ADC_JDR1_JDATA_26 (0x04000000UL << ADC_JDR1_JDATA_Pos)
3861#define ADC_JDR1_JDATA_27 (0x08000000UL << ADC_JDR1_JDATA_Pos)
3862#define ADC_JDR1_JDATA_28 (0x10000000UL << ADC_JDR1_JDATA_Pos)
3863#define ADC_JDR1_JDATA_29 (0x20000000UL << ADC_JDR1_JDATA_Pos)
3864#define ADC_JDR1_JDATA_30 (0x40000000UL << ADC_JDR1_JDATA_Pos)
3865#define ADC_JDR1_JDATA_31 (0x80000000UL << ADC_JDR1_JDATA_Pos)
3867/******************** Bit definition for ADC_JDR2 register ********************/
3868#define ADC_JDR2_JDATA_Pos (0U)
3869#define ADC_JDR2_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR2_JDATA_Pos)
3870#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk
3871#define ADC_JDR2_JDATA_0 (0x00000001UL << ADC_JDR2_JDATA_Pos)
3872#define ADC_JDR2_JDATA_1 (0x00000002UL << ADC_JDR2_JDATA_Pos)
3873#define ADC_JDR2_JDATA_2 (0x00000004UL << ADC_JDR2_JDATA_Pos)
3874#define ADC_JDR2_JDATA_3 (0x00000008UL << ADC_JDR2_JDATA_Pos)
3875#define ADC_JDR2_JDATA_4 (0x00000010UL << ADC_JDR2_JDATA_Pos)
3876#define ADC_JDR2_JDATA_5 (0x00000020UL << ADC_JDR2_JDATA_Pos)
3877#define ADC_JDR2_JDATA_6 (0x00000040UL << ADC_JDR2_JDATA_Pos)
3878#define ADC_JDR2_JDATA_7 (0x00000080UL << ADC_JDR2_JDATA_Pos)
3879#define ADC_JDR2_JDATA_8 (0x00000100UL << ADC_JDR2_JDATA_Pos)
3880#define ADC_JDR2_JDATA_9 (0x00000200UL << ADC_JDR2_JDATA_Pos)
3881#define ADC_JDR2_JDATA_10 (0x00000400UL << ADC_JDR2_JDATA_Pos)
3882#define ADC_JDR2_JDATA_11 (0x00000800UL << ADC_JDR2_JDATA_Pos)
3883#define ADC_JDR2_JDATA_12 (0x00001000UL << ADC_JDR2_JDATA_Pos)
3884#define ADC_JDR2_JDATA_13 (0x00002000UL << ADC_JDR2_JDATA_Pos)
3885#define ADC_JDR2_JDATA_14 (0x00004000UL << ADC_JDR2_JDATA_Pos)
3886#define ADC_JDR2_JDATA_15 (0x00008000UL << ADC_JDR2_JDATA_Pos)
3887#define ADC_JDR2_JDATA_16 (0x00010000UL << ADC_JDR2_JDATA_Pos)
3888#define ADC_JDR2_JDATA_17 (0x00020000UL << ADC_JDR2_JDATA_Pos)
3889#define ADC_JDR2_JDATA_18 (0x00040000UL << ADC_JDR2_JDATA_Pos)
3890#define ADC_JDR2_JDATA_19 (0x00080000UL << ADC_JDR2_JDATA_Pos)
3891#define ADC_JDR2_JDATA_20 (0x00100000UL << ADC_JDR2_JDATA_Pos)
3892#define ADC_JDR2_JDATA_21 (0x00200000UL << ADC_JDR2_JDATA_Pos)
3893#define ADC_JDR2_JDATA_22 (0x00400000UL << ADC_JDR2_JDATA_Pos)
3894#define ADC_JDR2_JDATA_23 (0x00800000UL << ADC_JDR2_JDATA_Pos)
3895#define ADC_JDR2_JDATA_24 (0x01000000UL << ADC_JDR2_JDATA_Pos)
3896#define ADC_JDR2_JDATA_25 (0x02000000UL << ADC_JDR2_JDATA_Pos)
3897#define ADC_JDR2_JDATA_26 (0x04000000UL << ADC_JDR2_JDATA_Pos)
3898#define ADC_JDR2_JDATA_27 (0x08000000UL << ADC_JDR2_JDATA_Pos)
3899#define ADC_JDR2_JDATA_28 (0x10000000UL << ADC_JDR2_JDATA_Pos)
3900#define ADC_JDR2_JDATA_29 (0x20000000UL << ADC_JDR2_JDATA_Pos)
3901#define ADC_JDR2_JDATA_30 (0x40000000UL << ADC_JDR2_JDATA_Pos)
3902#define ADC_JDR2_JDATA_31 (0x80000000UL << ADC_JDR2_JDATA_Pos)
3904/******************** Bit definition for ADC_JDR3 register ********************/
3905#define ADC_JDR3_JDATA_Pos (0U)
3906#define ADC_JDR3_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR3_JDATA_Pos)
3907#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk
3908#define ADC_JDR3_JDATA_0 (0x00000001UL << ADC_JDR3_JDATA_Pos)
3909#define ADC_JDR3_JDATA_1 (0x00000002UL << ADC_JDR3_JDATA_Pos)
3910#define ADC_JDR3_JDATA_2 (0x00000004UL << ADC_JDR3_JDATA_Pos)
3911#define ADC_JDR3_JDATA_3 (0x00000008UL << ADC_JDR3_JDATA_Pos)
3912#define ADC_JDR3_JDATA_4 (0x00000010UL << ADC_JDR3_JDATA_Pos)
3913#define ADC_JDR3_JDATA_5 (0x00000020UL << ADC_JDR3_JDATA_Pos)
3914#define ADC_JDR3_JDATA_6 (0x00000040UL << ADC_JDR3_JDATA_Pos)
3915#define ADC_JDR3_JDATA_7 (0x00000080UL << ADC_JDR3_JDATA_Pos)
3916#define ADC_JDR3_JDATA_8 (0x00000100UL << ADC_JDR3_JDATA_Pos)
3917#define ADC_JDR3_JDATA_9 (0x00000200UL << ADC_JDR3_JDATA_Pos)
3918#define ADC_JDR3_JDATA_10 (0x00000400UL << ADC_JDR3_JDATA_Pos)
3919#define ADC_JDR3_JDATA_11 (0x00000800UL << ADC_JDR3_JDATA_Pos)
3920#define ADC_JDR3_JDATA_12 (0x00001000UL << ADC_JDR3_JDATA_Pos)
3921#define ADC_JDR3_JDATA_13 (0x00002000UL << ADC_JDR3_JDATA_Pos)
3922#define ADC_JDR3_JDATA_14 (0x00004000UL << ADC_JDR3_JDATA_Pos)
3923#define ADC_JDR3_JDATA_15 (0x00008000UL << ADC_JDR3_JDATA_Pos)
3924#define ADC_JDR3_JDATA_16 (0x00010000UL << ADC_JDR3_JDATA_Pos)
3925#define ADC_JDR3_JDATA_17 (0x00020000UL << ADC_JDR3_JDATA_Pos)
3926#define ADC_JDR3_JDATA_18 (0x00040000UL << ADC_JDR3_JDATA_Pos)
3927#define ADC_JDR3_JDATA_19 (0x00080000UL << ADC_JDR3_JDATA_Pos)
3928#define ADC_JDR3_JDATA_20 (0x00100000UL << ADC_JDR3_JDATA_Pos)
3929#define ADC_JDR3_JDATA_21 (0x00200000UL << ADC_JDR3_JDATA_Pos)
3930#define ADC_JDR3_JDATA_22 (0x00400000UL << ADC_JDR3_JDATA_Pos)
3931#define ADC_JDR3_JDATA_23 (0x00800000UL << ADC_JDR3_JDATA_Pos)
3932#define ADC_JDR3_JDATA_24 (0x01000000UL << ADC_JDR3_JDATA_Pos)
3933#define ADC_JDR3_JDATA_25 (0x02000000UL << ADC_JDR3_JDATA_Pos)
3934#define ADC_JDR3_JDATA_26 (0x04000000UL << ADC_JDR3_JDATA_Pos)
3935#define ADC_JDR3_JDATA_27 (0x08000000UL << ADC_JDR3_JDATA_Pos)
3936#define ADC_JDR3_JDATA_28 (0x10000000UL << ADC_JDR3_JDATA_Pos)
3937#define ADC_JDR3_JDATA_29 (0x20000000UL << ADC_JDR3_JDATA_Pos)
3938#define ADC_JDR3_JDATA_30 (0x40000000UL << ADC_JDR3_JDATA_Pos)
3939#define ADC_JDR3_JDATA_31 (0x80000000UL << ADC_JDR3_JDATA_Pos)
3941/******************** Bit definition for ADC_JDR4 register ********************/
3942#define ADC_JDR4_JDATA_Pos (0U)
3943#define ADC_JDR4_JDATA_Msk (0xFFFFFFFFUL << ADC_JDR4_JDATA_Pos)
3944#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk
3945#define ADC_JDR4_JDATA_0 (0x00000001UL << ADC_JDR4_JDATA_Pos)
3946#define ADC_JDR4_JDATA_1 (0x00000002UL << ADC_JDR4_JDATA_Pos)
3947#define ADC_JDR4_JDATA_2 (0x00000004UL << ADC_JDR4_JDATA_Pos)
3948#define ADC_JDR4_JDATA_3 (0x00000008UL << ADC_JDR4_JDATA_Pos)
3949#define ADC_JDR4_JDATA_4 (0x00000010UL << ADC_JDR4_JDATA_Pos)
3950#define ADC_JDR4_JDATA_5 (0x00000020UL << ADC_JDR4_JDATA_Pos)
3951#define ADC_JDR4_JDATA_6 (0x00000040UL << ADC_JDR4_JDATA_Pos)
3952#define ADC_JDR4_JDATA_7 (0x00000080UL << ADC_JDR4_JDATA_Pos)
3953#define ADC_JDR4_JDATA_8 (0x00000100UL << ADC_JDR4_JDATA_Pos)
3954#define ADC_JDR4_JDATA_9 (0x00000200UL << ADC_JDR4_JDATA_Pos)
3955#define ADC_JDR4_JDATA_10 (0x00000400UL << ADC_JDR4_JDATA_Pos)
3956#define ADC_JDR4_JDATA_11 (0x00000800UL << ADC_JDR4_JDATA_Pos)
3957#define ADC_JDR4_JDATA_12 (0x00001000UL << ADC_JDR4_JDATA_Pos)
3958#define ADC_JDR4_JDATA_13 (0x00002000UL << ADC_JDR4_JDATA_Pos)
3959#define ADC_JDR4_JDATA_14 (0x00004000UL << ADC_JDR4_JDATA_Pos)
3960#define ADC_JDR4_JDATA_15 (0x00008000UL << ADC_JDR4_JDATA_Pos)
3961#define ADC_JDR4_JDATA_16 (0x00010000UL << ADC_JDR4_JDATA_Pos)
3962#define ADC_JDR4_JDATA_17 (0x00020000UL << ADC_JDR4_JDATA_Pos)
3963#define ADC_JDR4_JDATA_18 (0x00040000UL << ADC_JDR4_JDATA_Pos)
3964#define ADC_JDR4_JDATA_19 (0x00080000UL << ADC_JDR4_JDATA_Pos)
3965#define ADC_JDR4_JDATA_20 (0x00100000UL << ADC_JDR4_JDATA_Pos)
3966#define ADC_JDR4_JDATA_21 (0x00200000UL << ADC_JDR4_JDATA_Pos)
3967#define ADC_JDR4_JDATA_22 (0x00400000UL << ADC_JDR4_JDATA_Pos)
3968#define ADC_JDR4_JDATA_23 (0x00800000UL << ADC_JDR4_JDATA_Pos)
3969#define ADC_JDR4_JDATA_24 (0x01000000UL << ADC_JDR4_JDATA_Pos)
3970#define ADC_JDR4_JDATA_25 (0x02000000UL << ADC_JDR4_JDATA_Pos)
3971#define ADC_JDR4_JDATA_26 (0x04000000UL << ADC_JDR4_JDATA_Pos)
3972#define ADC_JDR4_JDATA_27 (0x08000000UL << ADC_JDR4_JDATA_Pos)
3973#define ADC_JDR4_JDATA_28 (0x10000000UL << ADC_JDR4_JDATA_Pos)
3974#define ADC_JDR4_JDATA_29 (0x20000000UL << ADC_JDR4_JDATA_Pos)
3975#define ADC_JDR4_JDATA_30 (0x40000000UL << ADC_JDR4_JDATA_Pos)
3976#define ADC_JDR4_JDATA_31 (0x80000000UL << ADC_JDR4_JDATA_Pos)
3978/******************** Bit definition for ADC_AWD2CR register ********************/
3979#define ADC_AWD2CR_AWD2CH_Pos (0U)
3980#define ADC_AWD2CR_AWD2CH_Msk (0xFFFFFUL << ADC_AWD2CR_AWD2CH_Pos)
3981#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk
3982#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)
3983#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)
3984#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)
3985#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)
3986#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)
3987#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)
3988#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)
3989#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)
3990#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)
3991#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)
3992#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)
3993#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)
3994#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)
3995#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)
3996#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)
3997#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)
3998#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)
3999#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)
4000#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)
4001#define ADC_AWD2CR_AWD2CH_19 (0x80000UL << ADC_AWD2CR_AWD2CH_Pos)
4003/******************** Bit definition for ADC_AWD3CR register ********************/
4004#define ADC_AWD3CR_AWD3CH_Pos (0U)
4005#define ADC_AWD3CR_AWD3CH_Msk (0xFFFFFUL << ADC_AWD3CR_AWD3CH_Pos)
4006#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk
4007#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)
4008#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)
4009#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)
4010#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)
4011#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)
4012#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)
4013#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)
4014#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)
4015#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)
4016#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)
4017#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)
4018#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)
4019#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)
4020#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)
4021#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)
4022#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)
4023#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)
4024#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)
4025#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)
4026#define ADC_AWD3CR_AWD3CH_19 (0x80000UL << ADC_AWD3CR_AWD3CH_Pos)
4028/******************** Bit definition for ADC_DIFSEL register ********************/
4029#define ADC_DIFSEL_DIFSEL_Pos (0U)
4030#define ADC_DIFSEL_DIFSEL_Msk (0xFFFFFUL << ADC_DIFSEL_DIFSEL_Pos)
4031#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk
4032#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos)
4033#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos)
4034#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos)
4035#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos)
4036#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos)
4037#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos)
4038#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos)
4039#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos)
4040#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos)
4041#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos)
4042#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos)
4043#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos)
4044#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos)
4045#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos)
4046#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos)
4047#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos)
4048#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos)
4049#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos)
4050#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos)
4051#define ADC_DIFSEL_DIFSEL_19 (0x80000UL << ADC_DIFSEL_DIFSEL_Pos)
4053/******************** Bit definition for ADC_CALFACT register ********************/
4054#define ADC_CALFACT_CALFACT_S_Pos (0U)
4055#define ADC_CALFACT_CALFACT_S_Msk (0x7FFUL << ADC_CALFACT_CALFACT_S_Pos)
4056#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk
4057#define ADC_CALFACT_CALFACT_S_0 (0x001UL << ADC_CALFACT_CALFACT_S_Pos)
4058#define ADC_CALFACT_CALFACT_S_1 (0x002UL << ADC_CALFACT_CALFACT_S_Pos)
4059#define ADC_CALFACT_CALFACT_S_2 (0x004UL << ADC_CALFACT_CALFACT_S_Pos)
4060#define ADC_CALFACT_CALFACT_S_3 (0x008UL << ADC_CALFACT_CALFACT_S_Pos)
4061#define ADC_CALFACT_CALFACT_S_4 (0x010UL << ADC_CALFACT_CALFACT_S_Pos)
4062#define ADC_CALFACT_CALFACT_S_5 (0x020UL << ADC_CALFACT_CALFACT_S_Pos)
4063#define ADC_CALFACT_CALFACT_S_6 (0x040UL << ADC_CALFACT_CALFACT_S_Pos)
4064#define ADC_CALFACT_CALFACT_S_7 (0x080UL << ADC_CALFACT_CALFACT_S_Pos)
4065#define ADC_CALFACT_CALFACT_S_8 (0x100UL << ADC_CALFACT_CALFACT_S_Pos)
4066#define ADC_CALFACT_CALFACT_S_9 (0x200UL << ADC_CALFACT_CALFACT_S_Pos)
4067#define ADC_CALFACT_CALFACT_S_10 (0x400UL << ADC_CALFACT_CALFACT_S_Pos)
4068#define ADC_CALFACT_CALFACT_D_Pos (16U)
4069#define ADC_CALFACT_CALFACT_D_Msk (0x7FFUL << ADC_CALFACT_CALFACT_D_Pos)
4070#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk
4071#define ADC_CALFACT_CALFACT_D_0 (0x001UL << ADC_CALFACT_CALFACT_D_Pos)
4072#define ADC_CALFACT_CALFACT_D_1 (0x002UL << ADC_CALFACT_CALFACT_D_Pos)
4073#define ADC_CALFACT_CALFACT_D_2 (0x004UL << ADC_CALFACT_CALFACT_D_Pos)
4074#define ADC_CALFACT_CALFACT_D_3 (0x008UL << ADC_CALFACT_CALFACT_D_Pos)
4075#define ADC_CALFACT_CALFACT_D_4 (0x010UL << ADC_CALFACT_CALFACT_D_Pos)
4076#define ADC_CALFACT_CALFACT_D_5 (0x020UL << ADC_CALFACT_CALFACT_D_Pos)
4077#define ADC_CALFACT_CALFACT_D_6 (0x040UL << ADC_CALFACT_CALFACT_D_Pos)
4078#define ADC_CALFACT_CALFACT_D_7 (0x080UL << ADC_CALFACT_CALFACT_D_Pos)
4079#define ADC_CALFACT_CALFACT_D_8 (0x100UL << ADC_CALFACT_CALFACT_D_Pos)
4080#define ADC_CALFACT_CALFACT_D_9 (0x200UL << ADC_CALFACT_CALFACT_D_Pos)
4081#define ADC_CALFACT_CALFACT_D_10 (0x400UL << ADC_CALFACT_CALFACT_D_Pos)
4083/******************** Bit definition for ADC_CALFACT2 register ********************/
4084#define ADC_CALFACT2_LINCALFACT_Pos (0U)
4085#define ADC_CALFACT2_LINCALFACT_Msk (0x3FFFFFFFUL << ADC_CALFACT2_LINCALFACT_Pos)
4086#define ADC_CALFACT2_LINCALFACT ADC_CALFACT2_LINCALFACT_Msk
4087#define ADC_CALFACT2_LINCALFACT_0 (0x00000001UL << ADC_CALFACT2_LINCALFACT_Pos)
4088#define ADC_CALFACT2_LINCALFACT_1 (0x00000002UL << ADC_CALFACT2_LINCALFACT_Pos)
4089#define ADC_CALFACT2_LINCALFACT_2 (0x00000004UL << ADC_CALFACT2_LINCALFACT_Pos)
4090#define ADC_CALFACT2_LINCALFACT_3 (0x00000008UL << ADC_CALFACT2_LINCALFACT_Pos)
4091#define ADC_CALFACT2_LINCALFACT_4 (0x00000010UL << ADC_CALFACT2_LINCALFACT_Pos)
4092#define ADC_CALFACT2_LINCALFACT_5 (0x00000020UL << ADC_CALFACT2_LINCALFACT_Pos)
4093#define ADC_CALFACT2_LINCALFACT_6 (0x00000040UL << ADC_CALFACT2_LINCALFACT_Pos)
4094#define ADC_CALFACT2_LINCALFACT_7 (0x00000080UL << ADC_CALFACT2_LINCALFACT_Pos)
4095#define ADC_CALFACT2_LINCALFACT_8 (0x00000100UL << ADC_CALFACT2_LINCALFACT_Pos)
4096#define ADC_CALFACT2_LINCALFACT_9 (0x00000200UL << ADC_CALFACT2_LINCALFACT_Pos)
4097#define ADC_CALFACT2_LINCALFACT_10 (0x00000400UL << ADC_CALFACT2_LINCALFACT_Pos)
4098#define ADC_CALFACT2_LINCALFACT_11 (0x00000800UL << ADC_CALFACT2_LINCALFACT_Pos)
4099#define ADC_CALFACT2_LINCALFACT_12 (0x00001000UL << ADC_CALFACT2_LINCALFACT_Pos)
4100#define ADC_CALFACT2_LINCALFACT_13 (0x00002000UL << ADC_CALFACT2_LINCALFACT_Pos)
4101#define ADC_CALFACT2_LINCALFACT_14 (0x00004000UL << ADC_CALFACT2_LINCALFACT_Pos)
4102#define ADC_CALFACT2_LINCALFACT_15 (0x00008000UL << ADC_CALFACT2_LINCALFACT_Pos)
4103#define ADC_CALFACT2_LINCALFACT_16 (0x00010000UL << ADC_CALFACT2_LINCALFACT_Pos)
4104#define ADC_CALFACT2_LINCALFACT_17 (0x00020000UL << ADC_CALFACT2_LINCALFACT_Pos)
4105#define ADC_CALFACT2_LINCALFACT_18 (0x00040000UL << ADC_CALFACT2_LINCALFACT_Pos)
4106#define ADC_CALFACT2_LINCALFACT_19 (0x00080000UL << ADC_CALFACT2_LINCALFACT_Pos)
4107#define ADC_CALFACT2_LINCALFACT_20 (0x00100000UL << ADC_CALFACT2_LINCALFACT_Pos)
4108#define ADC_CALFACT2_LINCALFACT_21 (0x00200000UL << ADC_CALFACT2_LINCALFACT_Pos)
4109#define ADC_CALFACT2_LINCALFACT_22 (0x00400000UL << ADC_CALFACT2_LINCALFACT_Pos)
4110#define ADC_CALFACT2_LINCALFACT_23 (0x00800000UL << ADC_CALFACT2_LINCALFACT_Pos)
4111#define ADC_CALFACT2_LINCALFACT_24 (0x01000000UL << ADC_CALFACT2_LINCALFACT_Pos)
4112#define ADC_CALFACT2_LINCALFACT_25 (0x02000000UL << ADC_CALFACT2_LINCALFACT_Pos)
4113#define ADC_CALFACT2_LINCALFACT_26 (0x04000000UL << ADC_CALFACT2_LINCALFACT_Pos)
4114#define ADC_CALFACT2_LINCALFACT_27 (0x08000000UL << ADC_CALFACT2_LINCALFACT_Pos)
4115#define ADC_CALFACT2_LINCALFACT_28 (0x10000000UL << ADC_CALFACT2_LINCALFACT_Pos)
4116#define ADC_CALFACT2_LINCALFACT_29 (0x20000000UL << ADC_CALFACT2_LINCALFACT_Pos)
4118/************************* ADC Common registers *****************************/
4119/******************** Bit definition for ADC_CSR register ********************/
4120#define ADC_CSR_ADRDY_MST_Pos (0U)
4121#define ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos)
4122#define ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk
4123#define ADC_CSR_EOSMP_MST_Pos (1U)
4124#define ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos)
4125#define ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk
4126#define ADC_CSR_EOC_MST_Pos (2U)
4127#define ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos)
4128#define ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk
4129#define ADC_CSR_EOS_MST_Pos (3U)
4130#define ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos)
4131#define ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk
4132#define ADC_CSR_OVR_MST_Pos (4U)
4133#define ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos)
4134#define ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk
4135#define ADC_CSR_JEOC_MST_Pos (5U)
4136#define ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos)
4137#define ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk
4138#define ADC_CSR_JEOS_MST_Pos (6U)
4139#define ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos)
4140#define ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk
4141#define ADC_CSR_AWD1_MST_Pos (7U)
4142#define ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos)
4143#define ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk
4144#define ADC_CSR_AWD2_MST_Pos (8U)
4145#define ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos)
4146#define ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk
4147#define ADC_CSR_AWD3_MST_Pos (9U)
4148#define ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos)
4149#define ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk
4150#define ADC_CSR_JQOVF_MST_Pos (10U)
4151#define ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos)
4152#define ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk
4153#define ADC_CSR_ADRDY_SLV_Pos (16U)
4154#define ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos)
4155#define ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk
4156#define ADC_CSR_EOSMP_SLV_Pos (17U)
4157#define ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos)
4158#define ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk
4159#define ADC_CSR_EOC_SLV_Pos (18U)
4160#define ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos)
4161#define ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk
4162#define ADC_CSR_EOS_SLV_Pos (19U)
4163#define ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos)
4164#define ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk
4165#define ADC_CSR_OVR_SLV_Pos (20U)
4166#define ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos)
4167#define ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk
4168#define ADC_CSR_JEOC_SLV_Pos (21U)
4169#define ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos)
4170#define ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk
4171#define ADC_CSR_JEOS_SLV_Pos (22U)
4172#define ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos)
4173#define ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk
4174#define ADC_CSR_AWD1_SLV_Pos (23U)
4175#define ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos)
4176#define ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk
4177#define ADC_CSR_AWD2_SLV_Pos (24U)
4178#define ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos)
4179#define ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk
4180#define ADC_CSR_AWD3_SLV_Pos (25U)
4181#define ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos)
4182#define ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk
4183#define ADC_CSR_JQOVF_SLV_Pos (26U)
4184#define ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos)
4185#define ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk
4187/******************** Bit definition for ADC_CCR register ********************/
4188#define ADC_CCR_DUAL_Pos (0U)
4189#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos)
4190#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk
4191#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos)
4192#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos)
4193#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos)
4194#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos)
4195#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos)
4197#define ADC_CCR_DELAY_Pos (8U)
4198#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)
4199#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk
4200#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)
4201#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)
4202#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)
4203#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)
4206#define ADC_CCR_DAMDF_Pos (14U)
4207#define ADC_CCR_DAMDF_Msk (0x3UL << ADC_CCR_DAMDF_Pos)
4208#define ADC_CCR_DAMDF ADC_CCR_DAMDF_Msk
4209#define ADC_CCR_DAMDF_0 (0x1UL << ADC_CCR_DAMDF_Pos)
4210#define ADC_CCR_DAMDF_1 (0x2UL << ADC_CCR_DAMDF_Pos)
4212#define ADC_CCR_CKMODE_Pos (16U)
4213#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos)
4214#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk
4215#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos)
4216#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos)
4218#define ADC_CCR_PRESC_Pos (18U)
4219#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos)
4220#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk
4221#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos)
4222#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos)
4223#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos)
4224#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos)
4226#define ADC_CCR_VREFEN_Pos (22U)
4227#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos)
4228#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk
4229#define ADC_CCR_TSEN_Pos (23U)
4230#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos)
4231#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk
4232#define ADC_CCR_VBATEN_Pos (24U)
4233#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos)
4234#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk
4236/******************** Bit definition for ADC_CDR register *******************/
4237#define ADC_CDR_RDATA_MST_Pos (0U)
4238#define ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos)
4239#define ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk
4241#define ADC_CDR_RDATA_SLV_Pos (16U)
4242#define ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos)
4243#define ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk
4245/******************** Bit definition for ADC_CDR2 register ******************/
4246#define ADC_CDR2_RDATA_ALT_Pos (0U)
4247#define ADC_CDR2_RDATA_ALT_Msk (0xFFFFFFFFUL << ADC_CDR2_RDATA_ALT_Pos)
4248#define ADC_CDR2_RDATA_ALT ADC_CDR2_RDATA_ALT_Msk
4251/******************************************************************************/
4252/* */
4253/* VREFBUF */
4254/* */
4255/******************************************************************************/
4256/******************* Bit definition for VREFBUF_CSR register ****************/
4257#define VREFBUF_CSR_ENVR_Pos (0U)
4258#define VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos)
4259#define VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk
4260#define VREFBUF_CSR_HIZ_Pos (1U)
4261#define VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos)
4262#define VREFBUF_CSR_HIZ VREFBUF_CSR_HIZ_Msk
4263#define VREFBUF_CSR_VRR_Pos (3U)
4264#define VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos)
4265#define VREFBUF_CSR_VRR VREFBUF_CSR_VRR_Msk
4266#define VREFBUF_CSR_VRS_Pos (4U)
4267#define VREFBUF_CSR_VRS_Msk (0x7UL << VREFBUF_CSR_VRS_Pos)
4268#define VREFBUF_CSR_VRS VREFBUF_CSR_VRS_Msk
4270#define VREFBUF_CSR_VRS_OUT1 (0U)
4271#define VREFBUF_CSR_VRS_OUT2_Pos (4U)
4272#define VREFBUF_CSR_VRS_OUT2_Msk (0x1UL << VREFBUF_CSR_VRS_OUT2_Pos)
4273#define VREFBUF_CSR_VRS_OUT2 VREFBUF_CSR_VRS_OUT2_Msk
4274#define VREFBUF_CSR_VRS_OUT3_Pos (5U)
4275#define VREFBUF_CSR_VRS_OUT3_Msk (0x1UL << VREFBUF_CSR_VRS_OUT3_Pos)
4276#define VREFBUF_CSR_VRS_OUT3 VREFBUF_CSR_VRS_OUT3_Msk
4277#define VREFBUF_CSR_VRS_OUT4_Pos (4U)
4278#define VREFBUF_CSR_VRS_OUT4_Msk (0x3UL << VREFBUF_CSR_VRS_OUT4_Pos)
4279#define VREFBUF_CSR_VRS_OUT4 VREFBUF_CSR_VRS_OUT4_Msk
4281/******************* Bit definition for VREFBUF_CCR register ****************/
4282#define VREFBUF_CCR_TRIM_Pos (0U)
4283#define VREFBUF_CCR_TRIM_Msk (0x3FUL << VREFBUF_CCR_TRIM_Pos)
4284#define VREFBUF_CCR_TRIM VREFBUF_CCR_TRIM_Msk
4286/******************************************************************************/
4287/* */
4288/* Flexible Datarate Controller Area Network */
4289/* */
4290/******************************************************************************/
4292/***************** Bit definition for FDCAN_CREL register *******************/
4293#define FDCAN_CREL_DAY_Pos (0U)
4294#define FDCAN_CREL_DAY_Msk (0xFFUL << FDCAN_CREL_DAY_Pos)
4295#define FDCAN_CREL_DAY FDCAN_CREL_DAY_Msk
4296#define FDCAN_CREL_MON_Pos (8U)
4297#define FDCAN_CREL_MON_Msk (0xFFUL << FDCAN_CREL_MON_Pos)
4298#define FDCAN_CREL_MON FDCAN_CREL_MON_Msk
4299#define FDCAN_CREL_YEAR_Pos (16U)
4300#define FDCAN_CREL_YEAR_Msk (0xFUL << FDCAN_CREL_YEAR_Pos)
4301#define FDCAN_CREL_YEAR FDCAN_CREL_YEAR_Msk
4302#define FDCAN_CREL_SUBSTEP_Pos (20U)
4303#define FDCAN_CREL_SUBSTEP_Msk (0xFUL << FDCAN_CREL_SUBSTEP_Pos)
4304#define FDCAN_CREL_SUBSTEP FDCAN_CREL_SUBSTEP_Msk
4305#define FDCAN_CREL_STEP_Pos (24U)
4306#define FDCAN_CREL_STEP_Msk (0xFUL << FDCAN_CREL_STEP_Pos)
4307#define FDCAN_CREL_STEP FDCAN_CREL_STEP_Msk
4308#define FDCAN_CREL_REL_Pos (28U)
4309#define FDCAN_CREL_REL_Msk (0xFUL << FDCAN_CREL_REL_Pos)
4310#define FDCAN_CREL_REL FDCAN_CREL_REL_Msk
4312/***************** Bit definition for FDCAN_ENDN register *******************/
4313#define FDCAN_ENDN_ETV_Pos (0U)
4314#define FDCAN_ENDN_ETV_Msk (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos)
4315#define FDCAN_ENDN_ETV FDCAN_ENDN_ETV_Msk
4317/***************** Bit definition for FDCAN_DBTP register *******************/
4318#define FDCAN_DBTP_DSJW_Pos (0U)
4319#define FDCAN_DBTP_DSJW_Msk (0xFUL << FDCAN_DBTP_DSJW_Pos)
4320#define FDCAN_DBTP_DSJW FDCAN_DBTP_DSJW_Msk
4321#define FDCAN_DBTP_DTSEG2_Pos (4U)
4322#define FDCAN_DBTP_DTSEG2_Msk (0xFUL << FDCAN_DBTP_DTSEG2_Pos)
4323#define FDCAN_DBTP_DTSEG2 FDCAN_DBTP_DTSEG2_Msk
4324#define FDCAN_DBTP_DTSEG1_Pos (8U)
4325#define FDCAN_DBTP_DTSEG1_Msk (0x1FUL << FDCAN_DBTP_DTSEG1_Pos)
4326#define FDCAN_DBTP_DTSEG1 FDCAN_DBTP_DTSEG1_Msk
4327#define FDCAN_DBTP_DBRP_Pos (16U)
4328#define FDCAN_DBTP_DBRP_Msk (0x1FUL << FDCAN_DBTP_DBRP_Pos)
4329#define FDCAN_DBTP_DBRP FDCAN_DBTP_DBRP_Msk
4330#define FDCAN_DBTP_TDC_Pos (23U)
4331#define FDCAN_DBTP_TDC_Msk (0x1UL << FDCAN_DBTP_TDC_Pos)
4332#define FDCAN_DBTP_TDC FDCAN_DBTP_TDC_Msk
4334/***************** Bit definition for FDCAN_TEST register *******************/
4335#define FDCAN_TEST_LBCK_Pos (4U)
4336#define FDCAN_TEST_LBCK_Msk (0x1UL << FDCAN_TEST_LBCK_Pos)
4337#define FDCAN_TEST_LBCK FDCAN_TEST_LBCK_Msk
4338#define FDCAN_TEST_TX_Pos (5U)
4339#define FDCAN_TEST_TX_Msk (0x3UL << FDCAN_TEST_TX_Pos)
4340#define FDCAN_TEST_TX FDCAN_TEST_TX_Msk
4341#define FDCAN_TEST_RX_Pos (7U)
4342#define FDCAN_TEST_RX_Msk (0x1UL << FDCAN_TEST_RX_Pos)
4343#define FDCAN_TEST_RX FDCAN_TEST_RX_Msk
4345/***************** Bit definition for FDCAN_RWD register ********************/
4346#define FDCAN_RWD_WDC_Pos (0U)
4347#define FDCAN_RWD_WDC_Msk (0xFFUL << FDCAN_RWD_WDC_Pos)
4348#define FDCAN_RWD_WDC FDCAN_RWD_WDC_Msk
4349#define FDCAN_RWD_WDV_Pos (8U)
4350#define FDCAN_RWD_WDV_Msk (0xFFUL << FDCAN_RWD_WDV_Pos)
4351#define FDCAN_RWD_WDV FDCAN_RWD_WDV_Msk
4353/***************** Bit definition for FDCAN_CCCR register ********************/
4354#define FDCAN_CCCR_INIT_Pos (0U)
4355#define FDCAN_CCCR_INIT_Msk (0x1UL << FDCAN_CCCR_INIT_Pos)
4356#define FDCAN_CCCR_INIT FDCAN_CCCR_INIT_Msk
4357#define FDCAN_CCCR_CCE_Pos (1U)
4358#define FDCAN_CCCR_CCE_Msk (0x1UL << FDCAN_CCCR_CCE_Pos)
4359#define FDCAN_CCCR_CCE FDCAN_CCCR_CCE_Msk
4360#define FDCAN_CCCR_ASM_Pos (2U)
4361#define FDCAN_CCCR_ASM_Msk (0x1UL << FDCAN_CCCR_ASM_Pos)
4362#define FDCAN_CCCR_ASM FDCAN_CCCR_ASM_Msk
4363#define FDCAN_CCCR_CSA_Pos (3U)
4364#define FDCAN_CCCR_CSA_Msk (0x1UL << FDCAN_CCCR_CSA_Pos)
4365#define FDCAN_CCCR_CSA FDCAN_CCCR_CSA_Msk
4366#define FDCAN_CCCR_CSR_Pos (4U)
4367#define FDCAN_CCCR_CSR_Msk (0x1UL << FDCAN_CCCR_CSR_Pos)
4368#define FDCAN_CCCR_CSR FDCAN_CCCR_CSR_Msk
4369#define FDCAN_CCCR_MON_Pos (5U)
4370#define FDCAN_CCCR_MON_Msk (0x1UL << FDCAN_CCCR_MON_Pos)
4371#define FDCAN_CCCR_MON FDCAN_CCCR_MON_Msk
4372#define FDCAN_CCCR_DAR_Pos (6U)
4373#define FDCAN_CCCR_DAR_Msk (0x1UL << FDCAN_CCCR_DAR_Pos)
4374#define FDCAN_CCCR_DAR FDCAN_CCCR_DAR_Msk
4375#define FDCAN_CCCR_TEST_Pos (7U)
4376#define FDCAN_CCCR_TEST_Msk (0x1UL << FDCAN_CCCR_TEST_Pos)
4377#define FDCAN_CCCR_TEST FDCAN_CCCR_TEST_Msk
4378#define FDCAN_CCCR_FDOE_Pos (8U)
4379#define FDCAN_CCCR_FDOE_Msk (0x1UL << FDCAN_CCCR_FDOE_Pos)
4380#define FDCAN_CCCR_FDOE FDCAN_CCCR_FDOE_Msk
4381#define FDCAN_CCCR_BRSE_Pos (9U)
4382#define FDCAN_CCCR_BRSE_Msk (0x1UL << FDCAN_CCCR_BRSE_Pos)
4383#define FDCAN_CCCR_BRSE FDCAN_CCCR_BRSE_Msk
4384#define FDCAN_CCCR_PXHD_Pos (12U)
4385#define FDCAN_CCCR_PXHD_Msk (0x1UL << FDCAN_CCCR_PXHD_Pos)
4386#define FDCAN_CCCR_PXHD FDCAN_CCCR_PXHD_Msk
4387#define FDCAN_CCCR_EFBI_Pos (13U)
4388#define FDCAN_CCCR_EFBI_Msk (0x1UL << FDCAN_CCCR_EFBI_Pos)
4389#define FDCAN_CCCR_EFBI FDCAN_CCCR_EFBI_Msk
4390#define FDCAN_CCCR_TXP_Pos (14U)
4391#define FDCAN_CCCR_TXP_Msk (0x1UL << FDCAN_CCCR_TXP_Pos)
4392#define FDCAN_CCCR_TXP FDCAN_CCCR_TXP_Msk
4393#define FDCAN_CCCR_NISO_Pos (15U)
4394#define FDCAN_CCCR_NISO_Msk (0x1UL << FDCAN_CCCR_NISO_Pos)
4395#define FDCAN_CCCR_NISO FDCAN_CCCR_NISO_Msk
4397/***************** Bit definition for FDCAN_NBTP register ********************/
4398#define FDCAN_NBTP_NTSEG2_Pos (0U)
4399#define FDCAN_NBTP_NTSEG2_Msk (0x7FUL << FDCAN_NBTP_NTSEG2_Pos)
4400#define FDCAN_NBTP_NTSEG2 FDCAN_NBTP_NTSEG2_Msk
4401#define FDCAN_NBTP_NTSEG1_Pos (8U)
4402#define FDCAN_NBTP_NTSEG1_Msk (0xFFUL << FDCAN_NBTP_NTSEG1_Pos)
4403#define FDCAN_NBTP_NTSEG1 FDCAN_NBTP_NTSEG1_Msk
4404#define FDCAN_NBTP_NBRP_Pos (16U)
4405#define FDCAN_NBTP_NBRP_Msk (0x1FFUL << FDCAN_NBTP_NBRP_Pos)
4406#define FDCAN_NBTP_NBRP FDCAN_NBTP_NBRP_Msk
4407#define FDCAN_NBTP_NSJW_Pos (25U)
4408#define FDCAN_NBTP_NSJW_Msk (0x7FUL << FDCAN_NBTP_NSJW_Pos)
4409#define FDCAN_NBTP_NSJW FDCAN_NBTP_NSJW_Msk
4411/***************** Bit definition for FDCAN_TSCC register ********************/
4412#define FDCAN_TSCC_TSS_Pos (0U)
4413#define FDCAN_TSCC_TSS_Msk (0x3UL << FDCAN_TSCC_TSS_Pos)
4414#define FDCAN_TSCC_TSS FDCAN_TSCC_TSS_Msk
4415#define FDCAN_TSCC_TCP_Pos (16U)
4416#define FDCAN_TSCC_TCP_Msk (0xFUL << FDCAN_TSCC_TCP_Pos)
4417#define FDCAN_TSCC_TCP FDCAN_TSCC_TCP_Msk
4419/***************** Bit definition for FDCAN_TSCV register ********************/
4420#define FDCAN_TSCV_TSC_Pos (0U)
4421#define FDCAN_TSCV_TSC_Msk (0xFFFFUL << FDCAN_TSCV_TSC_Pos)
4422#define FDCAN_TSCV_TSC FDCAN_TSCV_TSC_Msk
4424/***************** Bit definition for FDCAN_TOCC register ********************/
4425#define FDCAN_TOCC_ETOC_Pos (0U)
4426#define FDCAN_TOCC_ETOC_Msk (0x1UL << FDCAN_TOCC_ETOC_Pos)
4427#define FDCAN_TOCC_ETOC FDCAN_TOCC_ETOC_Msk
4428#define FDCAN_TOCC_TOS_Pos (1U)
4429#define FDCAN_TOCC_TOS_Msk (0x3UL << FDCAN_TOCC_TOS_Pos)
4430#define FDCAN_TOCC_TOS FDCAN_TOCC_TOS_Msk
4431#define FDCAN_TOCC_TOP_Pos (16U)
4432#define FDCAN_TOCC_TOP_Msk (0xFFFFUL << FDCAN_TOCC_TOP_Pos)
4433#define FDCAN_TOCC_TOP FDCAN_TOCC_TOP_Msk
4435/***************** Bit definition for FDCAN_TOCV register ********************/
4436#define FDCAN_TOCV_TOC_Pos (0U)
4437#define FDCAN_TOCV_TOC_Msk (0xFFFFUL << FDCAN_TOCV_TOC_Pos)
4438#define FDCAN_TOCV_TOC FDCAN_TOCV_TOC_Msk
4440/***************** Bit definition for FDCAN_ECR register *********************/
4441#define FDCAN_ECR_TEC_Pos (0U)
4442#define FDCAN_ECR_TEC_Msk (0xFFUL << FDCAN_ECR_TEC_Pos)
4443#define FDCAN_ECR_TEC FDCAN_ECR_TEC_Msk
4444#define FDCAN_ECR_REC_Pos (8U)
4445#define FDCAN_ECR_REC_Msk (0x7FUL << FDCAN_ECR_REC_Pos)
4446#define FDCAN_ECR_REC FDCAN_ECR_REC_Msk
4447#define FDCAN_ECR_RP_Pos (15U)
4448#define FDCAN_ECR_RP_Msk (0x1UL << FDCAN_ECR_RP_Pos)
4449#define FDCAN_ECR_RP FDCAN_ECR_RP_Msk
4450#define FDCAN_ECR_CEL_Pos (16U)
4451#define FDCAN_ECR_CEL_Msk (0xFFUL << FDCAN_ECR_CEL_Pos)
4452#define FDCAN_ECR_CEL FDCAN_ECR_CEL_Msk
4454/***************** Bit definition for FDCAN_PSR register *********************/
4455#define FDCAN_PSR_LEC_Pos (0U)
4456#define FDCAN_PSR_LEC_Msk (0x7UL << FDCAN_PSR_LEC_Pos)
4457#define FDCAN_PSR_LEC FDCAN_PSR_LEC_Msk
4458#define FDCAN_PSR_ACT_Pos (3U)
4459#define FDCAN_PSR_ACT_Msk (0x3UL << FDCAN_PSR_ACT_Pos)
4460#define FDCAN_PSR_ACT FDCAN_PSR_ACT_Msk
4461#define FDCAN_PSR_EP_Pos (5U)
4462#define FDCAN_PSR_EP_Msk (0x1UL << FDCAN_PSR_EP_Pos)
4463#define FDCAN_PSR_EP FDCAN_PSR_EP_Msk
4464#define FDCAN_PSR_EW_Pos (6U)
4465#define FDCAN_PSR_EW_Msk (0x1UL << FDCAN_PSR_EW_Pos)
4466#define FDCAN_PSR_EW FDCAN_PSR_EW_Msk
4467#define FDCAN_PSR_BO_Pos (7U)
4468#define FDCAN_PSR_BO_Msk (0x1UL << FDCAN_PSR_BO_Pos)
4469#define FDCAN_PSR_BO FDCAN_PSR_BO_Msk
4470#define FDCAN_PSR_DLEC_Pos (8U)
4471#define FDCAN_PSR_DLEC_Msk (0x7UL << FDCAN_PSR_DLEC_Pos)
4472#define FDCAN_PSR_DLEC FDCAN_PSR_DLEC_Msk
4473#define FDCAN_PSR_RESI_Pos (11U)
4474#define FDCAN_PSR_RESI_Msk (0x1UL << FDCAN_PSR_RESI_Pos)
4475#define FDCAN_PSR_RESI FDCAN_PSR_RESI_Msk
4476#define FDCAN_PSR_RBRS_Pos (12U)
4477#define FDCAN_PSR_RBRS_Msk (0x1UL << FDCAN_PSR_RBRS_Pos)
4478#define FDCAN_PSR_RBRS FDCAN_PSR_RBRS_Msk
4479#define FDCAN_PSR_REDL_Pos (13U)
4480#define FDCAN_PSR_REDL_Msk (0x1UL << FDCAN_PSR_REDL_Pos)
4481#define FDCAN_PSR_REDL FDCAN_PSR_REDL_Msk
4482#define FDCAN_PSR_PXE_Pos (14U)
4483#define FDCAN_PSR_PXE_Msk (0x1UL << FDCAN_PSR_PXE_Pos)
4484#define FDCAN_PSR_PXE FDCAN_PSR_PXE_Msk
4485#define FDCAN_PSR_TDCV_Pos (16U)
4486#define FDCAN_PSR_TDCV_Msk (0x7FUL << FDCAN_PSR_TDCV_Pos)
4487#define FDCAN_PSR_TDCV FDCAN_PSR_TDCV_Msk
4489/***************** Bit definition for FDCAN_TDCR register ********************/
4490#define FDCAN_TDCR_TDCF_Pos (0U)
4491#define FDCAN_TDCR_TDCF_Msk (0x7FUL << FDCAN_TDCR_TDCF_Pos)
4492#define FDCAN_TDCR_TDCF FDCAN_TDCR_TDCF_Msk
4493#define FDCAN_TDCR_TDCO_Pos (8U)
4494#define FDCAN_TDCR_TDCO_Msk (0x7FUL << FDCAN_TDCR_TDCO_Pos)
4495#define FDCAN_TDCR_TDCO FDCAN_TDCR_TDCO_Msk
4497/***************** Bit definition for FDCAN_IR register **********************/
4498#define FDCAN_IR_RF0N_Pos (0U)
4499#define FDCAN_IR_RF0N_Msk (0x1UL << FDCAN_IR_RF0N_Pos)
4500#define FDCAN_IR_RF0N FDCAN_IR_RF0N_Msk
4501#define FDCAN_IR_RF0W_Pos (1U)
4502#define FDCAN_IR_RF0W_Msk (0x1UL << FDCAN_IR_RF0W_Pos)
4503#define FDCAN_IR_RF0W FDCAN_IR_RF0W_Msk
4504#define FDCAN_IR_RF0F_Pos (2U)
4505#define FDCAN_IR_RF0F_Msk (0x1UL << FDCAN_IR_RF0F_Pos)
4506#define FDCAN_IR_RF0F FDCAN_IR_RF0F_Msk
4507#define FDCAN_IR_RF0L_Pos (3U)
4508#define FDCAN_IR_RF0L_Msk (0x1UL << FDCAN_IR_RF0L_Pos)
4509#define FDCAN_IR_RF0L FDCAN_IR_RF0L_Msk
4510#define FDCAN_IR_RF1N_Pos (4U)
4511#define FDCAN_IR_RF1N_Msk (0x1UL << FDCAN_IR_RF1N_Pos)
4512#define FDCAN_IR_RF1N FDCAN_IR_RF1N_Msk
4513#define FDCAN_IR_RF1W_Pos (5U)
4514#define FDCAN_IR_RF1W_Msk (0x1UL << FDCAN_IR_RF1W_Pos)
4515#define FDCAN_IR_RF1W FDCAN_IR_RF1W_Msk
4516#define FDCAN_IR_RF1F_Pos (6U)
4517#define FDCAN_IR_RF1F_Msk (0x1UL << FDCAN_IR_RF1F_Pos)
4518#define FDCAN_IR_RF1F FDCAN_IR_RF1F_Msk
4519#define FDCAN_IR_RF1L_Pos (7U)
4520#define FDCAN_IR_RF1L_Msk (0x1UL << FDCAN_IR_RF1L_Pos)
4521#define FDCAN_IR_RF1L FDCAN_IR_RF1L_Msk
4522#define FDCAN_IR_HPM_Pos (8U)
4523#define FDCAN_IR_HPM_Msk (0x1UL << FDCAN_IR_HPM_Pos)
4524#define FDCAN_IR_HPM FDCAN_IR_HPM_Msk
4525#define FDCAN_IR_TC_Pos (9U)
4526#define FDCAN_IR_TC_Msk (0x1UL << FDCAN_IR_TC_Pos)
4527#define FDCAN_IR_TC FDCAN_IR_TC_Msk
4528#define FDCAN_IR_TCF_Pos (10U)
4529#define FDCAN_IR_TCF_Msk (0x1UL << FDCAN_IR_TCF_Pos)
4530#define FDCAN_IR_TCF FDCAN_IR_TCF_Msk
4531#define FDCAN_IR_TFE_Pos (11U)
4532#define FDCAN_IR_TFE_Msk (0x1UL << FDCAN_IR_TFE_Pos)
4533#define FDCAN_IR_TFE FDCAN_IR_TFE_Msk
4534#define FDCAN_IR_TEFN_Pos (12U)
4535#define FDCAN_IR_TEFN_Msk (0x1UL << FDCAN_IR_TEFN_Pos)
4536#define FDCAN_IR_TEFN FDCAN_IR_TEFN_Msk
4537#define FDCAN_IR_TEFW_Pos (13U)
4538#define FDCAN_IR_TEFW_Msk (0x1UL << FDCAN_IR_TEFW_Pos)
4539#define FDCAN_IR_TEFW FDCAN_IR_TEFW_Msk
4540#define FDCAN_IR_TEFF_Pos (14U)
4541#define FDCAN_IR_TEFF_Msk (0x1UL << FDCAN_IR_TEFF_Pos)
4542#define FDCAN_IR_TEFF FDCAN_IR_TEFF_Msk
4543#define FDCAN_IR_TEFL_Pos (15U)
4544#define FDCAN_IR_TEFL_Msk (0x1UL << FDCAN_IR_TEFL_Pos)
4545#define FDCAN_IR_TEFL FDCAN_IR_TEFL_Msk
4546#define FDCAN_IR_TSW_Pos (16U)
4547#define FDCAN_IR_TSW_Msk (0x1UL << FDCAN_IR_TSW_Pos)
4548#define FDCAN_IR_TSW FDCAN_IR_TSW_Msk
4549#define FDCAN_IR_MRAF_Pos (17U)
4550#define FDCAN_IR_MRAF_Msk (0x1UL << FDCAN_IR_MRAF_Pos)
4551#define FDCAN_IR_MRAF FDCAN_IR_MRAF_Msk
4552#define FDCAN_IR_TOO_Pos (18U)
4553#define FDCAN_IR_TOO_Msk (0x1UL << FDCAN_IR_TOO_Pos)
4554#define FDCAN_IR_TOO FDCAN_IR_TOO_Msk
4555#define FDCAN_IR_DRX_Pos (19U)
4556#define FDCAN_IR_DRX_Msk (0x1UL << FDCAN_IR_DRX_Pos)
4557#define FDCAN_IR_DRX FDCAN_IR_DRX_Msk
4558#define FDCAN_IR_ELO_Pos (22U)
4559#define FDCAN_IR_ELO_Msk (0x1UL << FDCAN_IR_ELO_Pos)
4560#define FDCAN_IR_ELO FDCAN_IR_ELO_Msk
4561#define FDCAN_IR_EP_Pos (23U)
4562#define FDCAN_IR_EP_Msk (0x1UL << FDCAN_IR_EP_Pos)
4563#define FDCAN_IR_EP FDCAN_IR_EP_Msk
4564#define FDCAN_IR_EW_Pos (24U)
4565#define FDCAN_IR_EW_Msk (0x1UL << FDCAN_IR_EW_Pos)
4566#define FDCAN_IR_EW FDCAN_IR_EW_Msk
4567#define FDCAN_IR_BO_Pos (25U)
4568#define FDCAN_IR_BO_Msk (0x1UL << FDCAN_IR_BO_Pos)
4569#define FDCAN_IR_BO FDCAN_IR_BO_Msk
4570#define FDCAN_IR_WDI_Pos (26U)
4571#define FDCAN_IR_WDI_Msk (0x1UL << FDCAN_IR_WDI_Pos)
4572#define FDCAN_IR_WDI FDCAN_IR_WDI_Msk
4573#define FDCAN_IR_PEA_Pos (27U)
4574#define FDCAN_IR_PEA_Msk (0x1UL << FDCAN_IR_PEA_Pos)
4575#define FDCAN_IR_PEA FDCAN_IR_PEA_Msk
4576#define FDCAN_IR_PED_Pos (28U)
4577#define FDCAN_IR_PED_Msk (0x1UL << FDCAN_IR_PED_Pos)
4578#define FDCAN_IR_PED FDCAN_IR_PED_Msk
4579#define FDCAN_IR_ARA_Pos (29U)
4580#define FDCAN_IR_ARA_Msk (0x1UL << FDCAN_IR_ARA_Pos)
4581#define FDCAN_IR_ARA FDCAN_IR_ARA_Msk
4583/***************** Bit definition for FDCAN_IE register **********************/
4584#define FDCAN_IE_RF0NE_Pos (0U)
4585#define FDCAN_IE_RF0NE_Msk (0x1UL << FDCAN_IE_RF0NE_Pos)
4586#define FDCAN_IE_RF0NE FDCAN_IE_RF0NE_Msk
4587#define FDCAN_IE_RF0WE_Pos (1U)
4588#define FDCAN_IE_RF0WE_Msk (0x1UL << FDCAN_IE_RF0WE_Pos)
4589#define FDCAN_IE_RF0WE FDCAN_IE_RF0WE_Msk
4590#define FDCAN_IE_RF0FE_Pos (2U)
4591#define FDCAN_IE_RF0FE_Msk (0x1UL << FDCAN_IE_RF0FE_Pos)
4592#define FDCAN_IE_RF0FE FDCAN_IE_RF0FE_Msk
4593#define FDCAN_IE_RF0LE_Pos (3U)
4594#define FDCAN_IE_RF0LE_Msk (0x1UL << FDCAN_IE_RF0LE_Pos)
4595#define FDCAN_IE_RF0LE FDCAN_IE_RF0LE_Msk
4596#define FDCAN_IE_RF1NE_Pos (4U)
4597#define FDCAN_IE_RF1NE_Msk (0x1UL << FDCAN_IE_RF1NE_Pos)
4598#define FDCAN_IE_RF1NE FDCAN_IE_RF1NE_Msk
4599#define FDCAN_IE_RF1WE_Pos (5U)
4600#define FDCAN_IE_RF1WE_Msk (0x1UL << FDCAN_IE_RF1WE_Pos)
4601#define FDCAN_IE_RF1WE FDCAN_IE_RF1WE_Msk
4602#define FDCAN_IE_RF1FE_Pos (6U)
4603#define FDCAN_IE_RF1FE_Msk (0x1UL << FDCAN_IE_RF1FE_Pos)
4604#define FDCAN_IE_RF1FE FDCAN_IE_RF1FE_Msk
4605#define FDCAN_IE_RF1LE_Pos (7U)
4606#define FDCAN_IE_RF1LE_Msk (0x1UL << FDCAN_IE_RF1LE_Pos)
4607#define FDCAN_IE_RF1LE FDCAN_IE_RF1LE_Msk
4608#define FDCAN_IE_HPME_Pos (8U)
4609#define FDCAN_IE_HPME_Msk (0x1UL << FDCAN_IE_HPME_Pos)
4610#define FDCAN_IE_HPME FDCAN_IE_HPME_Msk
4611#define FDCAN_IE_TCE_Pos (9U)
4612#define FDCAN_IE_TCE_Msk (0x1UL << FDCAN_IE_TCE_Pos)
4613#define FDCAN_IE_TCE FDCAN_IE_TCE_Msk
4614#define FDCAN_IE_TCFE_Pos (10U)
4615#define FDCAN_IE_TCFE_Msk (0x1UL << FDCAN_IE_TCFE_Pos)
4616#define FDCAN_IE_TCFE FDCAN_IE_TCFE_Msk
4617#define FDCAN_IE_TFEE_Pos (11U)
4618#define FDCAN_IE_TFEE_Msk (0x1UL << FDCAN_IE_TFEE_Pos)
4619#define FDCAN_IE_TFEE FDCAN_IE_TFEE_Msk
4620#define FDCAN_IE_TEFNE_Pos (12U)
4621#define FDCAN_IE_TEFNE_Msk (0x1UL << FDCAN_IE_TEFNE_Pos)
4622#define FDCAN_IE_TEFNE FDCAN_IE_TEFNE_Msk
4623#define FDCAN_IE_TEFWE_Pos (13U)
4624#define FDCAN_IE_TEFWE_Msk (0x1UL << FDCAN_IE_TEFWE_Pos)
4625#define FDCAN_IE_TEFWE FDCAN_IE_TEFWE_Msk
4626#define FDCAN_IE_TEFFE_Pos (14U)
4627#define FDCAN_IE_TEFFE_Msk (0x1UL << FDCAN_IE_TEFFE_Pos)
4628#define FDCAN_IE_TEFFE FDCAN_IE_TEFFE_Msk
4629#define FDCAN_IE_TEFLE_Pos (15U)
4630#define FDCAN_IE_TEFLE_Msk (0x1UL << FDCAN_IE_TEFLE_Pos)
4631#define FDCAN_IE_TEFLE FDCAN_IE_TEFLE_Msk
4632#define FDCAN_IE_TSWE_Pos (16U)
4633#define FDCAN_IE_TSWE_Msk (0x1UL << FDCAN_IE_TSWE_Pos)
4634#define FDCAN_IE_TSWE FDCAN_IE_TSWE_Msk
4635#define FDCAN_IE_MRAFE_Pos (17U)
4636#define FDCAN_IE_MRAFE_Msk (0x1UL << FDCAN_IE_MRAFE_Pos)
4637#define FDCAN_IE_MRAFE FDCAN_IE_MRAFE_Msk
4638#define FDCAN_IE_TOOE_Pos (18U)
4639#define FDCAN_IE_TOOE_Msk (0x1UL << FDCAN_IE_TOOE_Pos)
4640#define FDCAN_IE_TOOE FDCAN_IE_TOOE_Msk
4641#define FDCAN_IE_DRXE_Pos (19U)
4642#define FDCAN_IE_DRXE_Msk (0x1UL << FDCAN_IE_DRXE_Pos)
4643#define FDCAN_IE_DRXE FDCAN_IE_DRXE_Msk
4644#define FDCAN_IE_BECE_Pos (20U)
4645#define FDCAN_IE_BECE_Msk (0x1UL << FDCAN_IE_BECE_Pos)
4646#define FDCAN_IE_BECE FDCAN_IE_BECE_Msk
4647#define FDCAN_IE_BEUE_Pos (21U)
4648#define FDCAN_IE_BEUE_Msk (0x1UL << FDCAN_IE_BEUE_Pos)
4649#define FDCAN_IE_BEUE FDCAN_IE_BEUE_Msk
4650#define FDCAN_IE_ELOE_Pos (22U)
4651#define FDCAN_IE_ELOE_Msk (0x1UL << FDCAN_IE_ELOE_Pos)
4652#define FDCAN_IE_ELOE FDCAN_IE_ELOE_Msk
4653#define FDCAN_IE_EPE_Pos (23U)
4654#define FDCAN_IE_EPE_Msk (0x1UL << FDCAN_IE_EPE_Pos)
4655#define FDCAN_IE_EPE FDCAN_IE_EPE_Msk
4656#define FDCAN_IE_EWE_Pos (24U)
4657#define FDCAN_IE_EWE_Msk (0x1UL << FDCAN_IE_EWE_Pos)
4658#define FDCAN_IE_EWE FDCAN_IE_EWE_Msk
4659#define FDCAN_IE_BOE_Pos (25U)
4660#define FDCAN_IE_BOE_Msk (0x1UL << FDCAN_IE_BOE_Pos)
4661#define FDCAN_IE_BOE FDCAN_IE_BOE_Msk
4662#define FDCAN_IE_WDIE_Pos (26U)
4663#define FDCAN_IE_WDIE_Msk (0x1UL << FDCAN_IE_WDIE_Pos)
4664#define FDCAN_IE_WDIE FDCAN_IE_WDIE_Msk
4665#define FDCAN_IE_PEAE_Pos (27U)
4666#define FDCAN_IE_PEAE_Msk (0x1UL << FDCAN_IE_PEAE_Pos)
4667#define FDCAN_IE_PEAE FDCAN_IE_PEAE_Msk
4668#define FDCAN_IE_PEDE_Pos (28U)
4669#define FDCAN_IE_PEDE_Msk (0x1UL << FDCAN_IE_PEDE_Pos)
4670#define FDCAN_IE_PEDE FDCAN_IE_PEDE_Msk
4671#define FDCAN_IE_ARAE_Pos (29U)
4672#define FDCAN_IE_ARAE_Msk (0x1UL << FDCAN_IE_ARAE_Pos)
4673#define FDCAN_IE_ARAE FDCAN_IE_ARAE_Msk
4675/***************** Bit definition for FDCAN_ILS register **********************/
4676#define FDCAN_ILS_RF0NL_Pos (0U)
4677#define FDCAN_ILS_RF0NL_Msk (0x1UL << FDCAN_ILS_RF0NL_Pos)
4678#define FDCAN_ILS_RF0NL FDCAN_ILS_RF0NL_Msk
4679#define FDCAN_ILS_RF0WL_Pos (1U)
4680#define FDCAN_ILS_RF0WL_Msk (0x1UL << FDCAN_ILS_RF0WL_Pos)
4681#define FDCAN_ILS_RF0WL FDCAN_ILS_RF0WL_Msk
4682#define FDCAN_ILS_RF0FL_Pos (2U)
4683#define FDCAN_ILS_RF0FL_Msk (0x1UL << FDCAN_ILS_RF0FL_Pos)
4684#define FDCAN_ILS_RF0FL FDCAN_ILS_RF0FL_Msk
4685#define FDCAN_ILS_RF0LL_Pos (3U)
4686#define FDCAN_ILS_RF0LL_Msk (0x1UL << FDCAN_ILS_RF0LL_Pos)
4687#define FDCAN_ILS_RF0LL FDCAN_ILS_RF0LL_Msk
4688#define FDCAN_ILS_RF1NL_Pos (4U)
4689#define FDCAN_ILS_RF1NL_Msk (0x1UL << FDCAN_ILS_RF1NL_Pos)
4690#define FDCAN_ILS_RF1NL FDCAN_ILS_RF1NL_Msk
4691#define FDCAN_ILS_RF1WL_Pos (5U)
4692#define FDCAN_ILS_RF1WL_Msk (0x1UL << FDCAN_ILS_RF1WL_Pos)
4693#define FDCAN_ILS_RF1WL FDCAN_ILS_RF1WL_Msk
4694#define FDCAN_ILS_RF1FL_Pos (6U)
4695#define FDCAN_ILS_RF1FL_Msk (0x1UL << FDCAN_ILS_RF1FL_Pos)
4696#define FDCAN_ILS_RF1FL FDCAN_ILS_RF1FL_Msk
4697#define FDCAN_ILS_RF1LL_Pos (7U)
4698#define FDCAN_ILS_RF1LL_Msk (0x1UL << FDCAN_ILS_RF1LL_Pos)
4699#define FDCAN_ILS_RF1LL FDCAN_ILS_RF1LL_Msk
4700#define FDCAN_ILS_HPML_Pos (8U)
4701#define FDCAN_ILS_HPML_Msk (0x1UL << FDCAN_ILS_HPML_Pos)
4702#define FDCAN_ILS_HPML FDCAN_ILS_HPML_Msk
4703#define FDCAN_ILS_TCL_Pos (9U)
4704#define FDCAN_ILS_TCL_Msk (0x1UL << FDCAN_ILS_TCL_Pos)
4705#define FDCAN_ILS_TCL FDCAN_ILS_TCL_Msk
4706#define FDCAN_ILS_TCFL_Pos (10U)
4707#define FDCAN_ILS_TCFL_Msk (0x1UL << FDCAN_ILS_TCFL_Pos)
4708#define FDCAN_ILS_TCFL FDCAN_ILS_TCFL_Msk
4709#define FDCAN_ILS_TFEL_Pos (11U)
4710#define FDCAN_ILS_TFEL_Msk (0x1UL << FDCAN_ILS_TFEL_Pos)
4711#define FDCAN_ILS_TFEL FDCAN_ILS_TFEL_Msk
4712#define FDCAN_ILS_TEFNL_Pos (12U)
4713#define FDCAN_ILS_TEFNL_Msk (0x1UL << FDCAN_ILS_TEFNL_Pos)
4714#define FDCAN_ILS_TEFNL FDCAN_ILS_TEFNL_Msk
4715#define FDCAN_ILS_TEFWL_Pos (13U)
4716#define FDCAN_ILS_TEFWL_Msk (0x1UL << FDCAN_ILS_TEFWL_Pos)
4717#define FDCAN_ILS_TEFWL FDCAN_ILS_TEFWL_Msk
4718#define FDCAN_ILS_TEFFL_Pos (14U)
4719#define FDCAN_ILS_TEFFL_Msk (0x1UL << FDCAN_ILS_TEFFL_Pos)
4720#define FDCAN_ILS_TEFFL FDCAN_ILS_TEFFL_Msk
4721#define FDCAN_ILS_TEFLL_Pos (15U)
4722#define FDCAN_ILS_TEFLL_Msk (0x1UL << FDCAN_ILS_TEFLL_Pos)
4723#define FDCAN_ILS_TEFLL FDCAN_ILS_TEFLL_Msk
4724#define FDCAN_ILS_TSWL_Pos (16U)
4725#define FDCAN_ILS_TSWL_Msk (0x1UL << FDCAN_ILS_TSWL_Pos)
4726#define FDCAN_ILS_TSWL FDCAN_ILS_TSWL_Msk
4727#define FDCAN_ILS_MRAFE_Pos (17U)
4728#define FDCAN_ILS_MRAFE_Msk (0x1UL << FDCAN_ILS_MRAFE_Pos)
4729#define FDCAN_ILS_MRAFE FDCAN_ILS_MRAFE_Msk
4730#define FDCAN_ILS_TOOE_Pos (18U)
4731#define FDCAN_ILS_TOOE_Msk (0x1UL << FDCAN_ILS_TOOE_Pos)
4732#define FDCAN_ILS_TOOE FDCAN_ILS_TOOE_Msk
4733#define FDCAN_ILS_DRXE_Pos (19U)
4734#define FDCAN_ILS_DRXE_Msk (0x1UL << FDCAN_ILS_DRXE_Pos)
4735#define FDCAN_ILS_DRXE FDCAN_ILS_DRXE_Msk
4736#define FDCAN_ILS_BECE_Pos (20U)
4737#define FDCAN_ILS_BECE_Msk (0x1UL << FDCAN_ILS_BECE_Pos)
4738#define FDCAN_ILS_BECE FDCAN_ILS_BECE_Msk
4739#define FDCAN_ILS_BEUE_Pos (21U)
4740#define FDCAN_ILS_BEUE_Msk (0x1UL << FDCAN_ILS_BEUE_Pos)
4741#define FDCAN_ILS_BEUE FDCAN_ILS_BEUE_Msk
4742#define FDCAN_ILS_ELOE_Pos (22U)
4743#define FDCAN_ILS_ELOE_Msk (0x1UL << FDCAN_ILS_ELOE_Pos)
4744#define FDCAN_ILS_ELOE FDCAN_ILS_ELOE_Msk
4745#define FDCAN_ILS_EPE_Pos (23U)
4746#define FDCAN_ILS_EPE_Msk (0x1UL << FDCAN_ILS_EPE_Pos)
4747#define FDCAN_ILS_EPE FDCAN_ILS_EPE_Msk
4748#define FDCAN_ILS_EWE_Pos (24U)
4749#define FDCAN_ILS_EWE_Msk (0x1UL << FDCAN_ILS_EWE_Pos)
4750#define FDCAN_ILS_EWE FDCAN_ILS_EWE_Msk
4751#define FDCAN_ILS_BOE_Pos (25U)
4752#define FDCAN_ILS_BOE_Msk (0x1UL << FDCAN_ILS_BOE_Pos)
4753#define FDCAN_ILS_BOE FDCAN_ILS_BOE_Msk
4754#define FDCAN_ILS_WDIE_Pos (26U)
4755#define FDCAN_ILS_WDIE_Msk (0x1UL << FDCAN_ILS_WDIE_Pos)
4756#define FDCAN_ILS_WDIE FDCAN_ILS_WDIE_Msk
4757#define FDCAN_ILS_PEAE_Pos (27U)
4758#define FDCAN_ILS_PEAE_Msk (0x1UL << FDCAN_ILS_PEAE_Pos)
4759#define FDCAN_ILS_PEAE FDCAN_ILS_PEAE_Msk
4760#define FDCAN_ILS_PEDE_Pos (28U)
4761#define FDCAN_ILS_PEDE_Msk (0x1UL << FDCAN_ILS_PEDE_Pos)
4762#define FDCAN_ILS_PEDE FDCAN_ILS_PEDE_Msk
4763#define FDCAN_ILS_ARAE_Pos (29U)
4764#define FDCAN_ILS_ARAE_Msk (0x1UL << FDCAN_ILS_ARAE_Pos)
4765#define FDCAN_ILS_ARAE FDCAN_ILS_ARAE_Msk
4767/***************** Bit definition for FDCAN_ILE register **********************/
4768#define FDCAN_ILE_EINT0_Pos (0U)
4769#define FDCAN_ILE_EINT0_Msk (0x1UL << FDCAN_ILE_EINT0_Pos)
4770#define FDCAN_ILE_EINT0 FDCAN_ILE_EINT0_Msk
4771#define FDCAN_ILE_EINT1_Pos (1U)
4772#define FDCAN_ILE_EINT1_Msk (0x1UL << FDCAN_ILE_EINT1_Pos)
4773#define FDCAN_ILE_EINT1 FDCAN_ILE_EINT1_Msk
4775/***************** Bit definition for FDCAN_GFC register **********************/
4776#define FDCAN_GFC_RRFE_Pos (0U)
4777#define FDCAN_GFC_RRFE_Msk (0x1UL << FDCAN_GFC_RRFE_Pos)
4778#define FDCAN_GFC_RRFE FDCAN_GFC_RRFE_Msk
4779#define FDCAN_GFC_RRFS_Pos (1U)
4780#define FDCAN_GFC_RRFS_Msk (0x1UL << FDCAN_GFC_RRFS_Pos)
4781#define FDCAN_GFC_RRFS FDCAN_GFC_RRFS_Msk
4782#define FDCAN_GFC_ANFE_Pos (2U)
4783#define FDCAN_GFC_ANFE_Msk (0x3UL << FDCAN_GFC_ANFE_Pos)
4784#define FDCAN_GFC_ANFE FDCAN_GFC_ANFE_Msk
4785#define FDCAN_GFC_ANFS_Pos (4U)
4786#define FDCAN_GFC_ANFS_Msk (0x3UL << FDCAN_GFC_ANFS_Pos)
4787#define FDCAN_GFC_ANFS FDCAN_GFC_ANFS_Msk
4789/***************** Bit definition for FDCAN_SIDFC register ********************/
4790#define FDCAN_SIDFC_FLSSA_Pos (2U)
4791#define FDCAN_SIDFC_FLSSA_Msk (0x3FFFUL << FDCAN_SIDFC_FLSSA_Pos)
4792#define FDCAN_SIDFC_FLSSA FDCAN_SIDFC_FLSSA_Msk
4793#define FDCAN_SIDFC_LSS_Pos (16U)
4794#define FDCAN_SIDFC_LSS_Msk (0xFFUL << FDCAN_SIDFC_LSS_Pos)
4795#define FDCAN_SIDFC_LSS FDCAN_SIDFC_LSS_Msk
4797/***************** Bit definition for FDCAN_XIDFC register ********************/
4798#define FDCAN_XIDFC_FLESA_Pos (2U)
4799#define FDCAN_XIDFC_FLESA_Msk (0x3FFFUL << FDCAN_XIDFC_FLESA_Pos)
4800#define FDCAN_XIDFC_FLESA FDCAN_XIDFC_FLESA_Msk
4801#define FDCAN_XIDFC_LSE_Pos (16U)
4802#define FDCAN_XIDFC_LSE_Msk (0x7FUL << FDCAN_XIDFC_LSE_Pos)
4803#define FDCAN_XIDFC_LSE FDCAN_XIDFC_LSE_Msk
4805/***************** Bit definition for FDCAN_XIDAM register ********************/
4806#define FDCAN_XIDAM_EIDM_Pos (0U)
4807#define FDCAN_XIDAM_EIDM_Msk (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos)
4808#define FDCAN_XIDAM_EIDM FDCAN_XIDAM_EIDM_Msk
4810/***************** Bit definition for FDCAN_HPMS register *********************/
4811#define FDCAN_HPMS_BIDX_Pos (0U)
4812#define FDCAN_HPMS_BIDX_Msk (0x3FUL << FDCAN_HPMS_BIDX_Pos)
4813#define FDCAN_HPMS_BIDX FDCAN_HPMS_BIDX_Msk
4814#define FDCAN_HPMS_MSI_Pos (6U)
4815#define FDCAN_HPMS_MSI_Msk (0x3UL << FDCAN_HPMS_MSI_Pos)
4816#define FDCAN_HPMS_MSI FDCAN_HPMS_MSI_Msk
4817#define FDCAN_HPMS_FIDX_Pos (8U)
4818#define FDCAN_HPMS_FIDX_Msk (0x7FUL << FDCAN_HPMS_FIDX_Pos)
4819#define FDCAN_HPMS_FIDX FDCAN_HPMS_FIDX_Msk
4820#define FDCAN_HPMS_FLST_Pos (15U)
4821#define FDCAN_HPMS_FLST_Msk (0x1UL << FDCAN_HPMS_FLST_Pos)
4822#define FDCAN_HPMS_FLST FDCAN_HPMS_FLST_Msk
4824/***************** Bit definition for FDCAN_NDAT1 register ********************/
4825#define FDCAN_NDAT1_ND0_Pos (0U)
4826#define FDCAN_NDAT1_ND0_Msk (0x1UL << FDCAN_NDAT1_ND0_Pos)
4827#define FDCAN_NDAT1_ND0 FDCAN_NDAT1_ND0_Msk
4828#define FDCAN_NDAT1_ND1_Pos (1U)
4829#define FDCAN_NDAT1_ND1_Msk (0x1UL << FDCAN_NDAT1_ND1_Pos)
4830#define FDCAN_NDAT1_ND1 FDCAN_NDAT1_ND1_Msk
4831#define FDCAN_NDAT1_ND2_Pos (2U)
4832#define FDCAN_NDAT1_ND2_Msk (0x1UL << FDCAN_NDAT1_ND2_Pos)
4833#define FDCAN_NDAT1_ND2 FDCAN_NDAT1_ND2_Msk
4834#define FDCAN_NDAT1_ND3_Pos (3U)
4835#define FDCAN_NDAT1_ND3_Msk (0x1UL << FDCAN_NDAT1_ND3_Pos)
4836#define FDCAN_NDAT1_ND3 FDCAN_NDAT1_ND3_Msk
4837#define FDCAN_NDAT1_ND4_Pos (4U)
4838#define FDCAN_NDAT1_ND4_Msk (0x1UL << FDCAN_NDAT1_ND4_Pos)
4839#define FDCAN_NDAT1_ND4 FDCAN_NDAT1_ND4_Msk
4840#define FDCAN_NDAT1_ND5_Pos (5U)
4841#define FDCAN_NDAT1_ND5_Msk (0x1UL << FDCAN_NDAT1_ND5_Pos)
4842#define FDCAN_NDAT1_ND5 FDCAN_NDAT1_ND5_Msk
4843#define FDCAN_NDAT1_ND6_Pos (6U)
4844#define FDCAN_NDAT1_ND6_Msk (0x1UL << FDCAN_NDAT1_ND6_Pos)
4845#define FDCAN_NDAT1_ND6 FDCAN_NDAT1_ND6_Msk
4846#define FDCAN_NDAT1_ND7_Pos (7U)
4847#define FDCAN_NDAT1_ND7_Msk (0x1UL << FDCAN_NDAT1_ND7_Pos)
4848#define FDCAN_NDAT1_ND7 FDCAN_NDAT1_ND7_Msk
4849#define FDCAN_NDAT1_ND8_Pos (8U)
4850#define FDCAN_NDAT1_ND8_Msk (0x1UL << FDCAN_NDAT1_ND8_Pos)
4851#define FDCAN_NDAT1_ND8 FDCAN_NDAT1_ND8_Msk
4852#define FDCAN_NDAT1_ND9_Pos (9U)
4853#define FDCAN_NDAT1_ND9_Msk (0x1UL << FDCAN_NDAT1_ND9_Pos)
4854#define FDCAN_NDAT1_ND9 FDCAN_NDAT1_ND9_Msk
4855#define FDCAN_NDAT1_ND10_Pos (10U)
4856#define FDCAN_NDAT1_ND10_Msk (0x1UL << FDCAN_NDAT1_ND10_Pos)
4857#define FDCAN_NDAT1_ND10 FDCAN_NDAT1_ND10_Msk
4858#define FDCAN_NDAT1_ND11_Pos (11U)
4859#define FDCAN_NDAT1_ND11_Msk (0x1UL << FDCAN_NDAT1_ND11_Pos)
4860#define FDCAN_NDAT1_ND11 FDCAN_NDAT1_ND11_Msk
4861#define FDCAN_NDAT1_ND12_Pos (12U)
4862#define FDCAN_NDAT1_ND12_Msk (0x1UL << FDCAN_NDAT1_ND12_Pos)
4863#define FDCAN_NDAT1_ND12 FDCAN_NDAT1_ND12_Msk
4864#define FDCAN_NDAT1_ND13_Pos (13U)
4865#define FDCAN_NDAT1_ND13_Msk (0x1UL << FDCAN_NDAT1_ND13_Pos)
4866#define FDCAN_NDAT1_ND13 FDCAN_NDAT1_ND13_Msk
4867#define FDCAN_NDAT1_ND14_Pos (14U)
4868#define FDCAN_NDAT1_ND14_Msk (0x1UL << FDCAN_NDAT1_ND14_Pos)
4869#define FDCAN_NDAT1_ND14 FDCAN_NDAT1_ND14_Msk
4870#define FDCAN_NDAT1_ND15_Pos (15U)
4871#define FDCAN_NDAT1_ND15_Msk (0x1UL << FDCAN_NDAT1_ND15_Pos)
4872#define FDCAN_NDAT1_ND15 FDCAN_NDAT1_ND15_Msk
4873#define FDCAN_NDAT1_ND16_Pos (16U)
4874#define FDCAN_NDAT1_ND16_Msk (0x1UL << FDCAN_NDAT1_ND16_Pos)
4875#define FDCAN_NDAT1_ND16 FDCAN_NDAT1_ND16_Msk
4876#define FDCAN_NDAT1_ND17_Pos (17U)
4877#define FDCAN_NDAT1_ND17_Msk (0x1UL << FDCAN_NDAT1_ND17_Pos)
4878#define FDCAN_NDAT1_ND17 FDCAN_NDAT1_ND17_Msk
4879#define FDCAN_NDAT1_ND18_Pos (18U)
4880#define FDCAN_NDAT1_ND18_Msk (0x1UL << FDCAN_NDAT1_ND18_Pos)
4881#define FDCAN_NDAT1_ND18 FDCAN_NDAT1_ND18_Msk
4882#define FDCAN_NDAT1_ND19_Pos (19U)
4883#define FDCAN_NDAT1_ND19_Msk (0x1UL << FDCAN_NDAT1_ND19_Pos)
4884#define FDCAN_NDAT1_ND19 FDCAN_NDAT1_ND19_Msk
4885#define FDCAN_NDAT1_ND20_Pos (20U)
4886#define FDCAN_NDAT1_ND20_Msk (0x1UL << FDCAN_NDAT1_ND20_Pos)
4887#define FDCAN_NDAT1_ND20 FDCAN_NDAT1_ND20_Msk
4888#define FDCAN_NDAT1_ND21_Pos (21U)
4889#define FDCAN_NDAT1_ND21_Msk (0x1UL << FDCAN_NDAT1_ND21_Pos)
4890#define FDCAN_NDAT1_ND21 FDCAN_NDAT1_ND21_Msk
4891#define FDCAN_NDAT1_ND22_Pos (22U)
4892#define FDCAN_NDAT1_ND22_Msk (0x1UL << FDCAN_NDAT1_ND22_Pos)
4893#define FDCAN_NDAT1_ND22 FDCAN_NDAT1_ND22_Msk
4894#define FDCAN_NDAT1_ND23_Pos (23U)
4895#define FDCAN_NDAT1_ND23_Msk (0x1UL << FDCAN_NDAT1_ND23_Pos)
4896#define FDCAN_NDAT1_ND23 FDCAN_NDAT1_ND23_Msk
4897#define FDCAN_NDAT1_ND24_Pos (24U)
4898#define FDCAN_NDAT1_ND24_Msk (0x1UL << FDCAN_NDAT1_ND24_Pos)
4899#define FDCAN_NDAT1_ND24 FDCAN_NDAT1_ND24_Msk
4900#define FDCAN_NDAT1_ND25_Pos (25U)
4901#define FDCAN_NDAT1_ND25_Msk (0x1UL << FDCAN_NDAT1_ND25_Pos)
4902#define FDCAN_NDAT1_ND25 FDCAN_NDAT1_ND25_Msk
4903#define FDCAN_NDAT1_ND26_Pos (26U)
4904#define FDCAN_NDAT1_ND26_Msk (0x1UL << FDCAN_NDAT1_ND26_Pos)
4905#define FDCAN_NDAT1_ND26 FDCAN_NDAT1_ND26_Msk
4906#define FDCAN_NDAT1_ND27_Pos (27U)
4907#define FDCAN_NDAT1_ND27_Msk (0x1UL << FDCAN_NDAT1_ND27_Pos)
4908#define FDCAN_NDAT1_ND27 FDCAN_NDAT1_ND27_Msk
4909#define FDCAN_NDAT1_ND28_Pos (28U)
4910#define FDCAN_NDAT1_ND28_Msk (0x1UL << FDCAN_NDAT1_ND28_Pos)
4911#define FDCAN_NDAT1_ND28 FDCAN_NDAT1_ND28_Msk
4912#define FDCAN_NDAT1_ND29_Pos (29U)
4913#define FDCAN_NDAT1_ND29_Msk (0x1UL << FDCAN_NDAT1_ND29_Pos)
4914#define FDCAN_NDAT1_ND29 FDCAN_NDAT1_ND29_Msk
4915#define FDCAN_NDAT1_ND30_Pos (30U)
4916#define FDCAN_NDAT1_ND30_Msk (0x1UL << FDCAN_NDAT1_ND30_Pos)
4917#define FDCAN_NDAT1_ND30 FDCAN_NDAT1_ND30_Msk
4918#define FDCAN_NDAT1_ND31_Pos (31U)
4919#define FDCAN_NDAT1_ND31_Msk (0x1UL << FDCAN_NDAT1_ND31_Pos)
4920#define FDCAN_NDAT1_ND31 FDCAN_NDAT1_ND31_Msk
4922/***************** Bit definition for FDCAN_NDAT2 register ********************/
4923#define FDCAN_NDAT2_ND32_Pos (0U)
4924#define FDCAN_NDAT2_ND32_Msk (0x1UL << FDCAN_NDAT2_ND32_Pos)
4925#define FDCAN_NDAT2_ND32 FDCAN_NDAT2_ND32_Msk
4926#define FDCAN_NDAT2_ND33_Pos (1U)
4927#define FDCAN_NDAT2_ND33_Msk (0x1UL << FDCAN_NDAT2_ND33_Pos)
4928#define FDCAN_NDAT2_ND33 FDCAN_NDAT2_ND33_Msk
4929#define FDCAN_NDAT2_ND34_Pos (2U)
4930#define FDCAN_NDAT2_ND34_Msk (0x1UL << FDCAN_NDAT2_ND34_Pos)
4931#define FDCAN_NDAT2_ND34 FDCAN_NDAT2_ND34_Msk
4932#define FDCAN_NDAT2_ND35_Pos (3U)
4933#define FDCAN_NDAT2_ND35_Msk (0x1UL << FDCAN_NDAT2_ND35_Pos)
4934#define FDCAN_NDAT2_ND35 FDCAN_NDAT2_ND35_Msk
4935#define FDCAN_NDAT2_ND36_Pos (4U)
4936#define FDCAN_NDAT2_ND36_Msk (0x1UL << FDCAN_NDAT2_ND36_Pos)
4937#define FDCAN_NDAT2_ND36 FDCAN_NDAT2_ND36_Msk
4938#define FDCAN_NDAT2_ND37_Pos (5U)
4939#define FDCAN_NDAT2_ND37_Msk (0x1UL << FDCAN_NDAT2_ND37_Pos)
4940#define FDCAN_NDAT2_ND37 FDCAN_NDAT2_ND37_Msk
4941#define FDCAN_NDAT2_ND38_Pos (6U)
4942#define FDCAN_NDAT2_ND38_Msk (0x1UL << FDCAN_NDAT2_ND38_Pos)
4943#define FDCAN_NDAT2_ND38 FDCAN_NDAT2_ND38_Msk
4944#define FDCAN_NDAT2_ND39_Pos (7U)
4945#define FDCAN_NDAT2_ND39_Msk (0x1UL << FDCAN_NDAT2_ND39_Pos)
4946#define FDCAN_NDAT2_ND39 FDCAN_NDAT2_ND39_Msk
4947#define FDCAN_NDAT2_ND40_Pos (8U)
4948#define FDCAN_NDAT2_ND40_Msk (0x1UL << FDCAN_NDAT2_ND40_Pos)
4949#define FDCAN_NDAT2_ND40 FDCAN_NDAT2_ND40_Msk
4950#define FDCAN_NDAT2_ND41_Pos (9U)
4951#define FDCAN_NDAT2_ND41_Msk (0x1UL << FDCAN_NDAT2_ND41_Pos)
4952#define FDCAN_NDAT2_ND41 FDCAN_NDAT2_ND41_Msk
4953#define FDCAN_NDAT2_ND42_Pos (10U)
4954#define FDCAN_NDAT2_ND42_Msk (0x1UL << FDCAN_NDAT2_ND42_Pos)
4955#define FDCAN_NDAT2_ND42 FDCAN_NDAT2_ND42_Msk
4956#define FDCAN_NDAT2_ND43_Pos (11U)
4957#define FDCAN_NDAT2_ND43_Msk (0x1UL << FDCAN_NDAT2_ND43_Pos)
4958#define FDCAN_NDAT2_ND43 FDCAN_NDAT2_ND43_Msk
4959#define FDCAN_NDAT2_ND44_Pos (12U)
4960#define FDCAN_NDAT2_ND44_Msk (0x1UL << FDCAN_NDAT2_ND44_Pos)
4961#define FDCAN_NDAT2_ND44 FDCAN_NDAT2_ND44_Msk
4962#define FDCAN_NDAT2_ND45_Pos (13U)
4963#define FDCAN_NDAT2_ND45_Msk (0x1UL << FDCAN_NDAT2_ND45_Pos)
4964#define FDCAN_NDAT2_ND45 FDCAN_NDAT2_ND45_Msk
4965#define FDCAN_NDAT2_ND46_Pos (14U)
4966#define FDCAN_NDAT2_ND46_Msk (0x1UL << FDCAN_NDAT2_ND46_Pos)
4967#define FDCAN_NDAT2_ND46 FDCAN_NDAT2_ND46_Msk
4968#define FDCAN_NDAT2_ND47_Pos (15U)
4969#define FDCAN_NDAT2_ND47_Msk (0x1UL << FDCAN_NDAT2_ND47_Pos)
4970#define FDCAN_NDAT2_ND47 FDCAN_NDAT2_ND47_Msk
4971#define FDCAN_NDAT2_ND48_Pos (16U)
4972#define FDCAN_NDAT2_ND48_Msk (0x1UL << FDCAN_NDAT2_ND48_Pos)
4973#define FDCAN_NDAT2_ND48 FDCAN_NDAT2_ND48_Msk
4974#define FDCAN_NDAT2_ND49_Pos (17U)
4975#define FDCAN_NDAT2_ND49_Msk (0x1UL << FDCAN_NDAT2_ND49_Pos)
4976#define FDCAN_NDAT2_ND49 FDCAN_NDAT2_ND49_Msk
4977#define FDCAN_NDAT2_ND50_Pos (18U)
4978#define FDCAN_NDAT2_ND50_Msk (0x1UL << FDCAN_NDAT2_ND50_Pos)
4979#define FDCAN_NDAT2_ND50 FDCAN_NDAT2_ND50_Msk
4980#define FDCAN_NDAT2_ND51_Pos (19U)
4981#define FDCAN_NDAT2_ND51_Msk (0x1UL << FDCAN_NDAT2_ND51_Pos)
4982#define FDCAN_NDAT2_ND51 FDCAN_NDAT2_ND51_Msk
4983#define FDCAN_NDAT2_ND52_Pos (20U)
4984#define FDCAN_NDAT2_ND52_Msk (0x1UL << FDCAN_NDAT2_ND52_Pos)
4985#define FDCAN_NDAT2_ND52 FDCAN_NDAT2_ND52_Msk
4986#define FDCAN_NDAT2_ND53_Pos (21U)
4987#define FDCAN_NDAT2_ND53_Msk (0x1UL << FDCAN_NDAT2_ND53_Pos)
4988#define FDCAN_NDAT2_ND53 FDCAN_NDAT2_ND53_Msk
4989#define FDCAN_NDAT2_ND54_Pos (22U)
4990#define FDCAN_NDAT2_ND54_Msk (0x1UL << FDCAN_NDAT2_ND54_Pos)
4991#define FDCAN_NDAT2_ND54 FDCAN_NDAT2_ND54_Msk
4992#define FDCAN_NDAT2_ND55_Pos (23U)
4993#define FDCAN_NDAT2_ND55_Msk (0x1UL << FDCAN_NDAT2_ND55_Pos)
4994#define FDCAN_NDAT2_ND55 FDCAN_NDAT2_ND55_Msk
4995#define FDCAN_NDAT2_ND56_Pos (24U)
4996#define FDCAN_NDAT2_ND56_Msk (0x1UL << FDCAN_NDAT2_ND56_Pos)
4997#define FDCAN_NDAT2_ND56 FDCAN_NDAT2_ND56_Msk
4998#define FDCAN_NDAT2_ND57_Pos (25U)
4999#define FDCAN_NDAT2_ND57_Msk (0x1UL << FDCAN_NDAT2_ND57_Pos)
5000#define FDCAN_NDAT2_ND57 FDCAN_NDAT2_ND57_Msk
5001#define FDCAN_NDAT2_ND58_Pos (26U)
5002#define FDCAN_NDAT2_ND58_Msk (0x1UL << FDCAN_NDAT2_ND58_Pos)
5003#define FDCAN_NDAT2_ND58 FDCAN_NDAT2_ND58_Msk
5004#define FDCAN_NDAT2_ND59_Pos (27U)
5005#define FDCAN_NDAT2_ND59_Msk (0x1UL << FDCAN_NDAT2_ND59_Pos)
5006#define FDCAN_NDAT2_ND59 FDCAN_NDAT2_ND59_Msk
5007#define FDCAN_NDAT2_ND60_Pos (28U)
5008#define FDCAN_NDAT2_ND60_Msk (0x1UL << FDCAN_NDAT2_ND60_Pos)
5009#define FDCAN_NDAT2_ND60 FDCAN_NDAT2_ND60_Msk
5010#define FDCAN_NDAT2_ND61_Pos (29U)
5011#define FDCAN_NDAT2_ND61_Msk (0x1UL << FDCAN_NDAT2_ND61_Pos)
5012#define FDCAN_NDAT2_ND61 FDCAN_NDAT2_ND61_Msk
5013#define FDCAN_NDAT2_ND62_Pos (30U)
5014#define FDCAN_NDAT2_ND62_Msk (0x1UL << FDCAN_NDAT2_ND62_Pos)
5015#define FDCAN_NDAT2_ND62 FDCAN_NDAT2_ND62_Msk
5016#define FDCAN_NDAT2_ND63_Pos (31U)
5017#define FDCAN_NDAT2_ND63_Msk (0x1UL << FDCAN_NDAT2_ND63_Pos)
5018#define FDCAN_NDAT2_ND63 FDCAN_NDAT2_ND63_Msk
5020/***************** Bit definition for FDCAN_RXF0C register ********************/
5021#define FDCAN_RXF0C_F0SA_Pos (2U)
5022#define FDCAN_RXF0C_F0SA_Msk (0x3FFFUL << FDCAN_RXF0C_F0SA_Pos)
5023#define FDCAN_RXF0C_F0SA FDCAN_RXF0C_F0SA_Msk
5024#define FDCAN_RXF0C_F0S_Pos (16U)
5025#define FDCAN_RXF0C_F0S_Msk (0x7FUL << FDCAN_RXF0C_F0S_Pos)
5026#define FDCAN_RXF0C_F0S FDCAN_RXF0C_F0S_Msk
5027#define FDCAN_RXF0C_F0WM_Pos (24U)
5028#define FDCAN_RXF0C_F0WM_Msk (0x7FUL << FDCAN_RXF0C_F0WM_Pos)
5029#define FDCAN_RXF0C_F0WM FDCAN_RXF0C_F0WM_Msk
5030#define FDCAN_RXF0C_F0OM_Pos (31U)
5031#define FDCAN_RXF0C_F0OM_Msk (0x1UL << FDCAN_RXF0C_F0OM_Pos)
5032#define FDCAN_RXF0C_F0OM FDCAN_RXF0C_F0OM_Msk
5034/***************** Bit definition for FDCAN_RXF0S register ********************/
5035#define FDCAN_RXF0S_F0FL_Pos (0U)
5036#define FDCAN_RXF0S_F0FL_Msk (0x7FUL << FDCAN_RXF0S_F0FL_Pos)
5037#define FDCAN_RXF0S_F0FL FDCAN_RXF0S_F0FL_Msk
5038#define FDCAN_RXF0S_F0GI_Pos (8U)
5039#define FDCAN_RXF0S_F0GI_Msk (0x3FUL << FDCAN_RXF0S_F0GI_Pos)
5040#define FDCAN_RXF0S_F0GI FDCAN_RXF0S_F0GI_Msk
5041#define FDCAN_RXF0S_F0PI_Pos (16U)
5042#define FDCAN_RXF0S_F0PI_Msk (0x3FUL << FDCAN_RXF0S_F0PI_Pos)
5043#define FDCAN_RXF0S_F0PI FDCAN_RXF0S_F0PI_Msk
5044#define FDCAN_RXF0S_F0F_Pos (24U)
5045#define FDCAN_RXF0S_F0F_Msk (0x1UL << FDCAN_RXF0S_F0F_Pos)
5046#define FDCAN_RXF0S_F0F FDCAN_RXF0S_F0F_Msk
5047#define FDCAN_RXF0S_RF0L_Pos (25U)
5048#define FDCAN_RXF0S_RF0L_Msk (0x1UL << FDCAN_RXF0S_RF0L_Pos)
5049#define FDCAN_RXF0S_RF0L FDCAN_RXF0S_RF0L_Msk
5051/***************** Bit definition for FDCAN_RXF0A register ********************/
5052#define FDCAN_RXF0A_F0AI_Pos (0U)
5053#define FDCAN_RXF0A_F0AI_Msk (0x3FUL << FDCAN_RXF0A_F0AI_Pos)
5054#define FDCAN_RXF0A_F0AI FDCAN_RXF0A_F0AI_Msk
5056/***************** Bit definition for FDCAN_RXBC register ********************/
5057#define FDCAN_RXBC_RBSA_Pos (2U)
5058#define FDCAN_RXBC_RBSA_Msk (0x3FFFUL << FDCAN_RXBC_RBSA_Pos)
5059#define FDCAN_RXBC_RBSA FDCAN_RXBC_RBSA_Msk
5061/***************** Bit definition for FDCAN_RXF1C register ********************/
5062#define FDCAN_RXF1C_F1SA_Pos (2U)
5063#define FDCAN_RXF1C_F1SA_Msk (0x3FFFUL << FDCAN_RXF1C_F1SA_Pos)
5064#define FDCAN_RXF1C_F1SA FDCAN_RXF1C_F1SA_Msk
5065#define FDCAN_RXF1C_F1S_Pos (16U)
5066#define FDCAN_RXF1C_F1S_Msk (0x7FUL << FDCAN_RXF1C_F1S_Pos)
5067#define FDCAN_RXF1C_F1S FDCAN_RXF1C_F1S_Msk
5068#define FDCAN_RXF1C_F1WM_Pos (24U)
5069#define FDCAN_RXF1C_F1WM_Msk (0x7FUL << FDCAN_RXF1C_F1WM_Pos)
5070#define FDCAN_RXF1C_F1WM FDCAN_RXF1C_F1WM_Msk
5071#define FDCAN_RXF1C_F1OM_Pos (31U)
5072#define FDCAN_RXF1C_F1OM_Msk (0x1UL << FDCAN_RXF1C_F1OM_Pos)
5073#define FDCAN_RXF1C_F1OM FDCAN_RXF1C_F1OM_Msk
5075/***************** Bit definition for FDCAN_RXF1S register ********************/
5076#define FDCAN_RXF1S_F1FL_Pos (0U)
5077#define FDCAN_RXF1S_F1FL_Msk (0x7FUL << FDCAN_RXF1S_F1FL_Pos)
5078#define FDCAN_RXF1S_F1FL FDCAN_RXF1S_F1FL_Msk
5079#define FDCAN_RXF1S_F1GI_Pos (8U)
5080#define FDCAN_RXF1S_F1GI_Msk (0x3FUL << FDCAN_RXF1S_F1GI_Pos)
5081#define FDCAN_RXF1S_F1GI FDCAN_RXF1S_F1GI_Msk
5082#define FDCAN_RXF1S_F1PI_Pos (16U)
5083#define FDCAN_RXF1S_F1PI_Msk (0x3FUL << FDCAN_RXF1S_F1PI_Pos)
5084#define FDCAN_RXF1S_F1PI FDCAN_RXF1S_F1PI_Msk
5085#define FDCAN_RXF1S_F1F_Pos (24U)
5086#define FDCAN_RXF1S_F1F_Msk (0x1UL << FDCAN_RXF1S_F1F_Pos)
5087#define FDCAN_RXF1S_F1F FDCAN_RXF1S_F1F_Msk
5088#define FDCAN_RXF1S_RF1L_Pos (25U)
5089#define FDCAN_RXF1S_RF1L_Msk (0x1UL << FDCAN_RXF1S_RF1L_Pos)
5090#define FDCAN_RXF1S_RF1L FDCAN_RXF1S_RF1L_Msk
5092/***************** Bit definition for FDCAN_RXF1A register ********************/
5093#define FDCAN_RXF1A_F1AI_Pos (0U)
5094#define FDCAN_RXF1A_F1AI_Msk (0x3FUL << FDCAN_RXF1A_F1AI_Pos)
5095#define FDCAN_RXF1A_F1AI FDCAN_RXF1A_F1AI_Msk
5097/***************** Bit definition for FDCAN_RXESC register ********************/
5098#define FDCAN_RXESC_F0DS_Pos (0U)
5099#define FDCAN_RXESC_F0DS_Msk (0x7UL << FDCAN_RXESC_F0DS_Pos)
5100#define FDCAN_RXESC_F0DS FDCAN_RXESC_F0DS_Msk
5101#define FDCAN_RXESC_F1DS_Pos (4U)
5102#define FDCAN_RXESC_F1DS_Msk (0x7UL << FDCAN_RXESC_F1DS_Pos)
5103#define FDCAN_RXESC_F1DS FDCAN_RXESC_F1DS_Msk
5104#define FDCAN_RXESC_RBDS_Pos (8U)
5105#define FDCAN_RXESC_RBDS_Msk (0x7UL << FDCAN_RXESC_RBDS_Pos)
5106#define FDCAN_RXESC_RBDS FDCAN_RXESC_RBDS_Msk
5108/***************** Bit definition for FDCAN_TXBC register *********************/
5109#define FDCAN_TXBC_TBSA_Pos (2U)
5110#define FDCAN_TXBC_TBSA_Msk (0x3FFFUL << FDCAN_TXBC_TBSA_Pos)
5111#define FDCAN_TXBC_TBSA FDCAN_TXBC_TBSA_Msk
5112#define FDCAN_TXBC_NDTB_Pos (16U)
5113#define FDCAN_TXBC_NDTB_Msk (0x3FUL << FDCAN_TXBC_NDTB_Pos)
5114#define FDCAN_TXBC_NDTB FDCAN_TXBC_NDTB_Msk
5115#define FDCAN_TXBC_TFQS_Pos (24U)
5116#define FDCAN_TXBC_TFQS_Msk (0x3FUL << FDCAN_TXBC_TFQS_Pos)
5117#define FDCAN_TXBC_TFQS FDCAN_TXBC_TFQS_Msk
5118#define FDCAN_TXBC_TFQM_Pos (30U)
5119#define FDCAN_TXBC_TFQM_Msk (0x1UL << FDCAN_TXBC_TFQM_Pos)
5120#define FDCAN_TXBC_TFQM FDCAN_TXBC_TFQM_Msk
5122/***************** Bit definition for FDCAN_TXFQS register *********************/
5123#define FDCAN_TXFQS_TFFL_Pos (0U)
5124#define FDCAN_TXFQS_TFFL_Msk (0x3FUL << FDCAN_TXFQS_TFFL_Pos)
5125#define FDCAN_TXFQS_TFFL FDCAN_TXFQS_TFFL_Msk
5126#define FDCAN_TXFQS_TFGI_Pos (8U)
5127#define FDCAN_TXFQS_TFGI_Msk (0x1FUL << FDCAN_TXFQS_TFGI_Pos)
5128#define FDCAN_TXFQS_TFGI FDCAN_TXFQS_TFGI_Msk
5129#define FDCAN_TXFQS_TFQPI_Pos (16U)
5130#define FDCAN_TXFQS_TFQPI_Msk (0x1FUL << FDCAN_TXFQS_TFQPI_Pos)
5131#define FDCAN_TXFQS_TFQPI FDCAN_TXFQS_TFQPI_Msk
5132#define FDCAN_TXFQS_TFQF_Pos (21U)
5133#define FDCAN_TXFQS_TFQF_Msk (0x1UL << FDCAN_TXFQS_TFQF_Pos)
5134#define FDCAN_TXFQS_TFQF FDCAN_TXFQS_TFQF_Msk
5136/***************** Bit definition for FDCAN_TXESC register *********************/
5137#define FDCAN_TXESC_TBDS_Pos (0U)
5138#define FDCAN_TXESC_TBDS_Msk (0x7UL << FDCAN_TXESC_TBDS_Pos)
5139#define FDCAN_TXESC_TBDS FDCAN_TXESC_TBDS_Msk
5141/***************** Bit definition for FDCAN_TXBRP register *********************/
5142#define FDCAN_TXBRP_TRP_Pos (0U)
5143#define FDCAN_TXBRP_TRP_Msk (0xFFFFFFFFUL << FDCAN_TXBRP_TRP_Pos)
5144#define FDCAN_TXBRP_TRP FDCAN_TXBRP_TRP_Msk
5146/***************** Bit definition for FDCAN_TXBAR register *********************/
5147#define FDCAN_TXBAR_AR_Pos (0U)
5148#define FDCAN_TXBAR_AR_Msk (0xFFFFFFFFUL << FDCAN_TXBAR_AR_Pos)
5149#define FDCAN_TXBAR_AR FDCAN_TXBAR_AR_Msk
5151/***************** Bit definition for FDCAN_TXBCR register *********************/
5152#define FDCAN_TXBCR_CR_Pos (0U)
5153#define FDCAN_TXBCR_CR_Msk (0xFFFFFFFFUL << FDCAN_TXBCR_CR_Pos)
5154#define FDCAN_TXBCR_CR FDCAN_TXBCR_CR_Msk
5156/***************** Bit definition for FDCAN_TXBTO register *********************/
5157#define FDCAN_TXBTO_TO_Pos (0U)
5158#define FDCAN_TXBTO_TO_Msk (0xFFFFFFFFUL << FDCAN_TXBTO_TO_Pos)
5159#define FDCAN_TXBTO_TO FDCAN_TXBTO_TO_Msk
5161/***************** Bit definition for FDCAN_TXBCF register *********************/
5162#define FDCAN_TXBCF_CF_Pos (0U)
5163#define FDCAN_TXBCF_CF_Msk (0xFFFFFFFFUL << FDCAN_TXBCF_CF_Pos)
5164#define FDCAN_TXBCF_CF FDCAN_TXBCF_CF_Msk
5166/***************** Bit definition for FDCAN_TXBTIE register ********************/
5167#define FDCAN_TXBTIE_TIE_Pos (0U)
5168#define FDCAN_TXBTIE_TIE_Msk (0xFFFFFFFFUL << FDCAN_TXBTIE_TIE_Pos)
5169#define FDCAN_TXBTIE_TIE FDCAN_TXBTIE_TIE_Msk
5171/***************** Bit definition for FDCAN_ TXBCIE register *******************/
5172#define FDCAN_TXBCIE_CFIE_Pos (0U)
5173#define FDCAN_TXBCIE_CFIE_Msk (0xFFFFFFFFUL << FDCAN_TXBCIE_CFIE_Pos)
5174#define FDCAN_TXBCIE_CFIE FDCAN_TXBCIE_CFIE_Msk
5176/***************** Bit definition for FDCAN_TXEFC register *********************/
5177#define FDCAN_TXEFC_EFSA_Pos (2U)
5178#define FDCAN_TXEFC_EFSA_Msk (0x3FFFUL << FDCAN_TXEFC_EFSA_Pos)
5179#define FDCAN_TXEFC_EFSA FDCAN_TXEFC_EFSA_Msk
5180#define FDCAN_TXEFC_EFS_Pos (16U)
5181#define FDCAN_TXEFC_EFS_Msk (0x3FUL << FDCAN_TXEFC_EFS_Pos)
5182#define FDCAN_TXEFC_EFS FDCAN_TXEFC_EFS_Msk
5183#define FDCAN_TXEFC_EFWM_Pos (24U)
5184#define FDCAN_TXEFC_EFWM_Msk (0x3FUL << FDCAN_TXEFC_EFWM_Pos)
5185#define FDCAN_TXEFC_EFWM FDCAN_TXEFC_EFWM_Msk
5187/***************** Bit definition for FDCAN_TXEFS register *********************/
5188#define FDCAN_TXEFS_EFFL_Pos (0U)
5189#define FDCAN_TXEFS_EFFL_Msk (0x3FUL << FDCAN_TXEFS_EFFL_Pos)
5190#define FDCAN_TXEFS_EFFL FDCAN_TXEFS_EFFL_Msk
5191#define FDCAN_TXEFS_EFGI_Pos (8U)
5192#define FDCAN_TXEFS_EFGI_Msk (0x1FUL << FDCAN_TXEFS_EFGI_Pos)
5193#define FDCAN_TXEFS_EFGI FDCAN_TXEFS_EFGI_Msk
5194#define FDCAN_TXEFS_EFPI_Pos (16U)
5195#define FDCAN_TXEFS_EFPI_Msk (0x1FUL << FDCAN_TXEFS_EFPI_Pos)
5196#define FDCAN_TXEFS_EFPI FDCAN_TXEFS_EFPI_Msk
5197#define FDCAN_TXEFS_EFF_Pos (24U)
5198#define FDCAN_TXEFS_EFF_Msk (0x1UL << FDCAN_TXEFS_EFF_Pos)
5199#define FDCAN_TXEFS_EFF FDCAN_TXEFS_EFF_Msk
5200#define FDCAN_TXEFS_TEFL_Pos (25U)
5201#define FDCAN_TXEFS_TEFL_Msk (0x1UL << FDCAN_TXEFS_TEFL_Pos)
5202#define FDCAN_TXEFS_TEFL FDCAN_TXEFS_TEFL_Msk
5204/***************** Bit definition for FDCAN_TXEFA register *********************/
5205#define FDCAN_TXEFA_EFAI_Pos (0U)
5206#define FDCAN_TXEFA_EFAI_Msk (0x1FUL << FDCAN_TXEFA_EFAI_Pos)
5207#define FDCAN_TXEFA_EFAI FDCAN_TXEFA_EFAI_Msk
5209/***************** Bit definition for FDCAN_TTTMC register *********************/
5210#define FDCAN_TTTMC_TMSA_Pos (2U)
5211#define FDCAN_TTTMC_TMSA_Msk (0x3FFFUL << FDCAN_TTTMC_TMSA_Pos)
5212#define FDCAN_TTTMC_TMSA FDCAN_TTTMC_TMSA_Msk
5213#define FDCAN_TTTMC_TME_Pos (16U)
5214#define FDCAN_TTTMC_TME_Msk (0x7FUL << FDCAN_TTTMC_TME_Pos)
5215#define FDCAN_TTTMC_TME FDCAN_TTTMC_TME_Msk
5217/***************** Bit definition for FDCAN_TTRMC register *********************/
5218#define FDCAN_TTRMC_RID_Pos (0U)
5219#define FDCAN_TTRMC_RID_Msk (0x1FFFFFFFUL << FDCAN_TTRMC_RID_Pos)
5220#define FDCAN_TTRMC_RID FDCAN_TTRMC_RID_Msk
5221#define FDCAN_TTRMC_XTD_Pos (30U)
5222#define FDCAN_TTRMC_XTD_Msk (0x1UL << FDCAN_TTRMC_XTD_Pos)
5223#define FDCAN_TTRMC_XTD FDCAN_TTRMC_XTD_Msk
5224#define FDCAN_TTRMC_RMPS_Pos (31U)
5225#define FDCAN_TTRMC_RMPS_Msk (0x1UL << FDCAN_TTRMC_RMPS_Pos)
5226#define FDCAN_TTRMC_RMPS FDCAN_TTRMC_RMPS_Msk
5228/***************** Bit definition for FDCAN_TTOCF register *********************/
5229#define FDCAN_TTOCF_OM_Pos (0U)
5230#define FDCAN_TTOCF_OM_Msk (0x3UL << FDCAN_TTOCF_OM_Pos)
5231#define FDCAN_TTOCF_OM FDCAN_TTOCF_OM_Msk
5232#define FDCAN_TTOCF_GEN_Pos (3U)
5233#define FDCAN_TTOCF_GEN_Msk (0x1UL << FDCAN_TTOCF_GEN_Pos)
5234#define FDCAN_TTOCF_GEN FDCAN_TTOCF_GEN_Msk
5235#define FDCAN_TTOCF_TM_Pos (4U)
5236#define FDCAN_TTOCF_TM_Msk (0x1UL << FDCAN_TTOCF_TM_Pos)
5237#define FDCAN_TTOCF_TM FDCAN_TTOCF_TM_Msk
5238#define FDCAN_TTOCF_LDSDL_Pos (5U)
5239#define FDCAN_TTOCF_LDSDL_Msk (0x7UL << FDCAN_TTOCF_LDSDL_Pos)
5240#define FDCAN_TTOCF_LDSDL FDCAN_TTOCF_LDSDL_Msk
5241#define FDCAN_TTOCF_IRTO_Pos (8U)
5242#define FDCAN_TTOCF_IRTO_Msk (0x7FUL << FDCAN_TTOCF_IRTO_Pos)
5243#define FDCAN_TTOCF_IRTO FDCAN_TTOCF_IRTO_Msk
5244#define FDCAN_TTOCF_EECS_Pos (15U)
5245#define FDCAN_TTOCF_EECS_Msk (0x1UL << FDCAN_TTOCF_EECS_Pos)
5246#define FDCAN_TTOCF_EECS FDCAN_TTOCF_EECS_Msk
5247#define FDCAN_TTOCF_AWL_Pos (16U)
5248#define FDCAN_TTOCF_AWL_Msk (0xFFUL << FDCAN_TTOCF_AWL_Pos)
5249#define FDCAN_TTOCF_AWL FDCAN_TTOCF_AWL_Msk
5250#define FDCAN_TTOCF_EGTF_Pos (24U)
5251#define FDCAN_TTOCF_EGTF_Msk (0x1UL << FDCAN_TTOCF_EGTF_Pos)
5252#define FDCAN_TTOCF_EGTF FDCAN_TTOCF_EGTF_Msk
5253#define FDCAN_TTOCF_ECC_Pos (25U)
5254#define FDCAN_TTOCF_ECC_Msk (0x1UL << FDCAN_TTOCF_ECC_Pos)
5255#define FDCAN_TTOCF_ECC FDCAN_TTOCF_ECC_Msk
5256#define FDCAN_TTOCF_EVTP_Pos (26U)
5257#define FDCAN_TTOCF_EVTP_Msk (0x1UL << FDCAN_TTOCF_EVTP_Pos)
5258#define FDCAN_TTOCF_EVTP FDCAN_TTOCF_EVTP_Msk
5260/***************** Bit definition for FDCAN_TTMLM register *********************/
5261#define FDCAN_TTMLM_CCM_Pos (0U)
5262#define FDCAN_TTMLM_CCM_Msk (0x3FUL << FDCAN_TTMLM_CCM_Pos)
5263#define FDCAN_TTMLM_CCM FDCAN_TTMLM_CCM_Msk
5264#define FDCAN_TTMLM_CSS_Pos (6U)
5265#define FDCAN_TTMLM_CSS_Msk (0x3UL << FDCAN_TTMLM_CSS_Pos)
5266#define FDCAN_TTMLM_CSS FDCAN_TTMLM_CSS_Msk
5267#define FDCAN_TTMLM_TXEW_Pos (8U)
5268#define FDCAN_TTMLM_TXEW_Msk (0xFUL << FDCAN_TTMLM_TXEW_Pos)
5269#define FDCAN_TTMLM_TXEW FDCAN_TTMLM_TXEW_Msk
5270#define FDCAN_TTMLM_ENTT_Pos (16U)
5271#define FDCAN_TTMLM_ENTT_Msk (0xFFFUL << FDCAN_TTMLM_ENTT_Pos)
5272#define FDCAN_TTMLM_ENTT FDCAN_TTMLM_ENTT_Msk
5274/***************** Bit definition for FDCAN_TURCF register *********************/
5275#define FDCAN_TURCF_NCL_Pos (0U)
5276#define FDCAN_TURCF_NCL_Msk (0xFFFFUL << FDCAN_TURCF_NCL_Pos)
5277#define FDCAN_TURCF_NCL FDCAN_TURCF_NCL_Msk
5278#define FDCAN_TURCF_DC_Pos (16U)
5279#define FDCAN_TURCF_DC_Msk (0x3FFFUL << FDCAN_TURCF_DC_Pos)
5280#define FDCAN_TURCF_DC FDCAN_TURCF_DC_Msk
5281#define FDCAN_TURCF_ELT_Pos (31U)
5282#define FDCAN_TURCF_ELT_Msk (0x1UL << FDCAN_TURCF_ELT_Pos)
5283#define FDCAN_TURCF_ELT FDCAN_TURCF_ELT_Msk
5285/***************** Bit definition for FDCAN_TTOCN register ********************/
5286#define FDCAN_TTOCN_SGT_Pos (0U)
5287#define FDCAN_TTOCN_SGT_Msk (0x1UL << FDCAN_TTOCN_SGT_Pos)
5288#define FDCAN_TTOCN_SGT FDCAN_TTOCN_SGT_Msk
5289#define FDCAN_TTOCN_ECS_Pos (1U)
5290#define FDCAN_TTOCN_ECS_Msk (0x1UL << FDCAN_TTOCN_ECS_Pos)
5291#define FDCAN_TTOCN_ECS FDCAN_TTOCN_ECS_Msk
5292#define FDCAN_TTOCN_SWP_Pos (2U)
5293#define FDCAN_TTOCN_SWP_Msk (0x1UL << FDCAN_TTOCN_SWP_Pos)
5294#define FDCAN_TTOCN_SWP FDCAN_TTOCN_SWP_Msk
5295#define FDCAN_TTOCN_SWS_Pos (3U)
5296#define FDCAN_TTOCN_SWS_Msk (0x3UL << FDCAN_TTOCN_SWS_Pos)
5297#define FDCAN_TTOCN_SWS FDCAN_TTOCN_SWS_Msk
5298#define FDCAN_TTOCN_RTIE_Pos (5U)
5299#define FDCAN_TTOCN_RTIE_Msk (0x1UL << FDCAN_TTOCN_RTIE_Pos)
5300#define FDCAN_TTOCN_RTIE FDCAN_TTOCN_RTIE_Msk
5301#define FDCAN_TTOCN_TMC_Pos (6U)
5302#define FDCAN_TTOCN_TMC_Msk (0x3UL << FDCAN_TTOCN_TMC_Pos)
5303#define FDCAN_TTOCN_TMC FDCAN_TTOCN_TMC_Msk
5304#define FDCAN_TTOCN_TTIE_Pos (8U)
5305#define FDCAN_TTOCN_TTIE_Msk (0x1UL << FDCAN_TTOCN_TTIE_Pos)
5306#define FDCAN_TTOCN_TTIE FDCAN_TTOCN_TTIE_Msk
5307#define FDCAN_TTOCN_GCS_Pos (9U)
5308#define FDCAN_TTOCN_GCS_Msk (0x1UL << FDCAN_TTOCN_GCS_Pos)
5309#define FDCAN_TTOCN_GCS FDCAN_TTOCN_GCS_Msk
5310#define FDCAN_TTOCN_FGP_Pos (10U)
5311#define FDCAN_TTOCN_FGP_Msk (0x1UL << FDCAN_TTOCN_FGP_Pos)
5312#define FDCAN_TTOCN_FGP FDCAN_TTOCN_FGP_Msk
5313#define FDCAN_TTOCN_TMG_Pos (11U)
5314#define FDCAN_TTOCN_TMG_Msk (0x1UL << FDCAN_TTOCN_TMG_Pos)
5315#define FDCAN_TTOCN_TMG FDCAN_TTOCN_TMG_Msk
5316#define FDCAN_TTOCN_NIG_Pos (12U)
5317#define FDCAN_TTOCN_NIG_Msk (0x1UL << FDCAN_TTOCN_NIG_Pos)
5318#define FDCAN_TTOCN_NIG FDCAN_TTOCN_NIG_Msk
5319#define FDCAN_TTOCN_ESCN_Pos (13U)
5320#define FDCAN_TTOCN_ESCN_Msk (0x1UL << FDCAN_TTOCN_ESCN_Pos)
5321#define FDCAN_TTOCN_ESCN FDCAN_TTOCN_ESCN_Msk
5322#define FDCAN_TTOCN_LCKC_Pos (15U)
5323#define FDCAN_TTOCN_LCKC_Msk (0x1UL << FDCAN_TTOCN_LCKC_Pos)
5324#define FDCAN_TTOCN_LCKC FDCAN_TTOCN_LCKC_Msk
5326/***************** Bit definition for FDCAN_TTGTP register ********************/
5327#define FDCAN_TTGTP_TP_Pos (0U)
5328#define FDCAN_TTGTP_TP_Msk (0xFFFFUL << FDCAN_TTGTP_TP_Pos)
5329#define FDCAN_TTGTP_TP FDCAN_TTGTP_TP_Msk
5330#define FDCAN_TTGTP_CTP_Pos (16U)
5331#define FDCAN_TTGTP_CTP_Msk (0xFFFFUL << FDCAN_TTGTP_CTP_Pos)
5332#define FDCAN_TTGTP_CTP FDCAN_TTGTP_CTP_Msk
5334/***************** Bit definition for FDCAN_TTTMK register ********************/
5335#define FDCAN_TTTMK_TM_Pos (0U)
5336#define FDCAN_TTTMK_TM_Msk (0xFFFFUL << FDCAN_TTTMK_TM_Pos)
5337#define FDCAN_TTTMK_TM FDCAN_TTTMK_TM_Msk
5338#define FDCAN_TTTMK_TICC_Pos (16U)
5339#define FDCAN_TTTMK_TICC_Msk (0x7FUL << FDCAN_TTTMK_TICC_Pos)
5340#define FDCAN_TTTMK_TICC FDCAN_TTTMK_TICC_Msk
5341#define FDCAN_TTTMK_LCKM_Pos (31U)
5342#define FDCAN_TTTMK_LCKM_Msk (0x1UL << FDCAN_TTTMK_LCKM_Pos)
5343#define FDCAN_TTTMK_LCKM FDCAN_TTTMK_LCKM_Msk
5345/***************** Bit definition for FDCAN_TTIR register ********************/
5346#define FDCAN_TTIR_SBC_Pos (0U)
5347#define FDCAN_TTIR_SBC_Msk (0x1UL << FDCAN_TTIR_SBC_Pos)
5348#define FDCAN_TTIR_SBC FDCAN_TTIR_SBC_Msk
5349#define FDCAN_TTIR_SMC_Pos (1U)
5350#define FDCAN_TTIR_SMC_Msk (0x1UL << FDCAN_TTIR_SMC_Pos)
5351#define FDCAN_TTIR_SMC FDCAN_TTIR_SMC_Msk
5352#define FDCAN_TTIR_CSM_Pos (2U)
5353#define FDCAN_TTIR_CSM_Msk (0x1UL << FDCAN_TTIR_CSM_Pos)
5354#define FDCAN_TTIR_CSM FDCAN_TTIR_CSM_Msk
5355#define FDCAN_TTIR_SOG_Pos (3U)
5356#define FDCAN_TTIR_SOG_Msk (0x1UL << FDCAN_TTIR_SOG_Pos)
5357#define FDCAN_TTIR_SOG FDCAN_TTIR_SOG_Msk
5358#define FDCAN_TTIR_RTMI_Pos (4U)
5359#define FDCAN_TTIR_RTMI_Msk (0x1UL << FDCAN_TTIR_RTMI_Pos)
5360#define FDCAN_TTIR_RTMI FDCAN_TTIR_RTMI_Msk
5361#define FDCAN_TTIR_TTMI_Pos (5U)
5362#define FDCAN_TTIR_TTMI_Msk (0x1UL << FDCAN_TTIR_TTMI_Pos)
5363#define FDCAN_TTIR_TTMI FDCAN_TTIR_TTMI_Msk
5364#define FDCAN_TTIR_SWE_Pos (6U)
5365#define FDCAN_TTIR_SWE_Msk (0x1UL << FDCAN_TTIR_SWE_Pos)
5366#define FDCAN_TTIR_SWE FDCAN_TTIR_SWE_Msk
5367#define FDCAN_TTIR_GTW_Pos (7U)
5368#define FDCAN_TTIR_GTW_Msk (0x1UL << FDCAN_TTIR_GTW_Pos)
5369#define FDCAN_TTIR_GTW FDCAN_TTIR_GTW_Msk
5370#define FDCAN_TTIR_GTD_Pos (8U)
5371#define FDCAN_TTIR_GTD_Msk (0x1UL << FDCAN_TTIR_GTD_Pos)
5372#define FDCAN_TTIR_GTD FDCAN_TTIR_GTD_Msk
5373#define FDCAN_TTIR_GTE_Pos (9U)
5374#define FDCAN_TTIR_GTE_Msk (0x1UL << FDCAN_TTIR_GTE_Pos)
5375#define FDCAN_TTIR_GTE FDCAN_TTIR_GTE_Msk
5376#define FDCAN_TTIR_TXU_Pos (10U)
5377#define FDCAN_TTIR_TXU_Msk (0x1UL << FDCAN_TTIR_TXU_Pos)
5378#define FDCAN_TTIR_TXU FDCAN_TTIR_TXU_Msk
5379#define FDCAN_TTIR_TXO_Pos (11U)
5380#define FDCAN_TTIR_TXO_Msk (0x1UL << FDCAN_TTIR_TXO_Pos)
5381#define FDCAN_TTIR_TXO FDCAN_TTIR_TXO_Msk
5382#define FDCAN_TTIR_SE1_Pos (12U)
5383#define FDCAN_TTIR_SE1_Msk (0x1UL << FDCAN_TTIR_SE1_Pos)
5384#define FDCAN_TTIR_SE1 FDCAN_TTIR_SE1_Msk
5385#define FDCAN_TTIR_SE2_Pos (13U)
5386#define FDCAN_TTIR_SE2_Msk (0x1UL << FDCAN_TTIR_SE2_Pos)
5387#define FDCAN_TTIR_SE2 FDCAN_TTIR_SE2_Msk
5388#define FDCAN_TTIR_ELC_Pos (14U)
5389#define FDCAN_TTIR_ELC_Msk (0x1UL << FDCAN_TTIR_ELC_Pos)
5390#define FDCAN_TTIR_ELC FDCAN_TTIR_ELC_Msk
5391#define FDCAN_TTIR_IWT_Pos (15U)
5392#define FDCAN_TTIR_IWT_Msk (0x1UL << FDCAN_TTIR_IWT_Pos)
5393#define FDCAN_TTIR_IWT FDCAN_TTIR_IWT_Msk
5394#define FDCAN_TTIR_WT_Pos (16U)
5395#define FDCAN_TTIR_WT_Msk (0x1UL << FDCAN_TTIR_WT_Pos)
5396#define FDCAN_TTIR_WT FDCAN_TTIR_WT_Msk
5397#define FDCAN_TTIR_AW_Pos (17U)
5398#define FDCAN_TTIR_AW_Msk (0x1UL << FDCAN_TTIR_AW_Pos)
5399#define FDCAN_TTIR_AW FDCAN_TTIR_AW_Msk
5400#define FDCAN_TTIR_CER_Pos (18U)
5401#define FDCAN_TTIR_CER_Msk (0x1UL << FDCAN_TTIR_CER_Pos)
5402#define FDCAN_TTIR_CER FDCAN_TTIR_CER_Msk
5404/***************** Bit definition for FDCAN_TTIE register ********************/
5405#define FDCAN_TTIE_SBCE_Pos (0U)
5406#define FDCAN_TTIE_SBCE_Msk (0x1UL << FDCAN_TTIE_SBCE_Pos)
5407#define FDCAN_TTIE_SBCE FDCAN_TTIE_SBCE_Msk
5408#define FDCAN_TTIE_SMCE_Pos (1U)
5409#define FDCAN_TTIE_SMCE_Msk (0x1UL << FDCAN_TTIE_SMCE_Pos)
5410#define FDCAN_TTIE_SMCE FDCAN_TTIE_SMCE_Msk
5411#define FDCAN_TTIE_CSME_Pos (2U)
5412#define FDCAN_TTIE_CSME_Msk (0x1UL << FDCAN_TTIE_CSME_Pos)
5413#define FDCAN_TTIE_CSME FDCAN_TTIE_CSME_Msk
5414#define FDCAN_TTIE_SOGE_Pos (3U)
5415#define FDCAN_TTIE_SOGE_Msk (0x1UL << FDCAN_TTIE_SOGE_Pos)
5416#define FDCAN_TTIE_SOGE FDCAN_TTIE_SOGE_Msk
5417#define FDCAN_TTIE_RTMIE_Pos (4U)
5418#define FDCAN_TTIE_RTMIE_Msk (0x1UL << FDCAN_TTIE_RTMIE_Pos)
5419#define FDCAN_TTIE_RTMIE FDCAN_TTIE_RTMIE_Msk
5420#define FDCAN_TTIE_TTMIE_Pos (5U)
5421#define FDCAN_TTIE_TTMIE_Msk (0x1UL << FDCAN_TTIE_TTMIE_Pos)
5422#define FDCAN_TTIE_TTMIE FDCAN_TTIE_TTMIE_Msk
5423#define FDCAN_TTIE_SWEE_Pos (6U)
5424#define FDCAN_TTIE_SWEE_Msk (0x1UL << FDCAN_TTIE_SWEE_Pos)
5425#define FDCAN_TTIE_SWEE FDCAN_TTIE_SWEE_Msk
5426#define FDCAN_TTIE_GTWE_Pos (7U)
5427#define FDCAN_TTIE_GTWE_Msk (0x1UL << FDCAN_TTIE_GTWE_Pos)
5428#define FDCAN_TTIE_GTWE FDCAN_TTIE_GTWE_Msk
5429#define FDCAN_TTIE_GTDE_Pos (8U)
5430#define FDCAN_TTIE_GTDE_Msk (0x1UL << FDCAN_TTIE_GTDE_Pos)
5431#define FDCAN_TTIE_GTDE FDCAN_TTIE_GTDE_Msk
5432#define FDCAN_TTIE_GTEE_Pos (9U)
5433#define FDCAN_TTIE_GTEE_Msk (0x1UL << FDCAN_TTIE_GTEE_Pos)
5434#define FDCAN_TTIE_GTEE FDCAN_TTIE_GTEE_Msk
5435#define FDCAN_TTIE_TXUE_Pos (10U)
5436#define FDCAN_TTIE_TXUE_Msk (0x1UL << FDCAN_TTIE_TXUE_Pos)
5437#define FDCAN_TTIE_TXUE FDCAN_TTIE_TXUE_Msk
5438#define FDCAN_TTIE_TXOE_Pos (11U)
5439#define FDCAN_TTIE_TXOE_Msk (0x1UL << FDCAN_TTIE_TXOE_Pos)
5440#define FDCAN_TTIE_TXOE FDCAN_TTIE_TXOE_Msk
5441#define FDCAN_TTIE_SE1E_Pos (12U)
5442#define FDCAN_TTIE_SE1E_Msk (0x1UL << FDCAN_TTIE_SE1E_Pos)
5443#define FDCAN_TTIE_SE1E FDCAN_TTIE_SE1E_Msk
5444#define FDCAN_TTIE_SE2E_Pos (13U)
5445#define FDCAN_TTIE_SE2E_Msk (0x1UL << FDCAN_TTIE_SE2E_Pos)
5446#define FDCAN_TTIE_SE2E FDCAN_TTIE_SE2E_Msk
5447#define FDCAN_TTIE_ELCE_Pos (14U)
5448#define FDCAN_TTIE_ELCE_Msk (0x1UL << FDCAN_TTIE_ELCE_Pos)
5449#define FDCAN_TTIE_ELCE FDCAN_TTIE_ELCE_Msk
5450#define FDCAN_TTIE_IWTE_Pos (15U)
5451#define FDCAN_TTIE_IWTE_Msk (0x1UL << FDCAN_TTIE_IWTE_Pos)
5452#define FDCAN_TTIE_IWTE FDCAN_TTIE_IWTE_Msk
5453#define FDCAN_TTIE_WTE_Pos (16U)
5454#define FDCAN_TTIE_WTE_Msk (0x1UL << FDCAN_TTIE_WTE_Pos)
5455#define FDCAN_TTIE_WTE FDCAN_TTIE_WTE_Msk
5456#define FDCAN_TTIE_AWE_Pos (17U)
5457#define FDCAN_TTIE_AWE_Msk (0x1UL << FDCAN_TTIE_AWE_Pos)
5458#define FDCAN_TTIE_AWE FDCAN_TTIE_AWE_Msk
5459#define FDCAN_TTIE_CERE_Pos (18U)
5460#define FDCAN_TTIE_CERE_Msk (0x1UL << FDCAN_TTIE_CERE_Pos)
5461#define FDCAN_TTIE_CERE FDCAN_TTIE_CERE_Msk
5463/***************** Bit definition for FDCAN_TTILS register ********************/
5464#define FDCAN_TTILS_SBCS_Pos (0U)
5465#define FDCAN_TTILS_SBCS_Msk (0x1UL << FDCAN_TTILS_SBCS_Pos)
5466#define FDCAN_TTILS_SBCS FDCAN_TTILS_SBCS_Msk
5467#define FDCAN_TTILS_SMCS_Pos (1U)
5468#define FDCAN_TTILS_SMCS_Msk (0x1UL << FDCAN_TTILS_SMCS_Pos)
5469#define FDCAN_TTILS_SMCS FDCAN_TTILS_SMCS_Msk
5470#define FDCAN_TTILS_CSMS_Pos (2U)
5471#define FDCAN_TTILS_CSMS_Msk (0x1UL << FDCAN_TTILS_CSMS_Pos)
5472#define FDCAN_TTILS_CSMS FDCAN_TTILS_CSMS_Msk
5473#define FDCAN_TTILS_SOGS_Pos (3U)
5474#define FDCAN_TTILS_SOGS_Msk (0x1UL << FDCAN_TTILS_SOGS_Pos)
5475#define FDCAN_TTILS_SOGS FDCAN_TTILS_SOGS_Msk
5476#define FDCAN_TTILS_RTMIS_Pos (4U)
5477#define FDCAN_TTILS_RTMIS_Msk (0x1UL << FDCAN_TTILS_RTMIS_Pos)
5478#define FDCAN_TTILS_RTMIS FDCAN_TTILS_RTMIS_Msk
5479#define FDCAN_TTILS_TTMIS_Pos (5U)
5480#define FDCAN_TTILS_TTMIS_Msk (0x1UL << FDCAN_TTILS_TTMIS_Pos)
5481#define FDCAN_TTILS_TTMIS FDCAN_TTILS_TTMIS_Msk
5482#define FDCAN_TTILS_SWES_Pos (6U)
5483#define FDCAN_TTILS_SWES_Msk (0x1UL << FDCAN_TTILS_SWES_Pos)
5484#define FDCAN_TTILS_SWES FDCAN_TTILS_SWES_Msk
5485#define FDCAN_TTILS_GTWS_Pos (7U)
5486#define FDCAN_TTILS_GTWS_Msk (0x1UL << FDCAN_TTILS_GTWS_Pos)
5487#define FDCAN_TTILS_GTWS FDCAN_TTILS_GTWS_Msk
5488#define FDCAN_TTILS_GTDS_Pos (8U)
5489#define FDCAN_TTILS_GTDS_Msk (0x1UL << FDCAN_TTILS_GTDS_Pos)
5490#define FDCAN_TTILS_GTDS FDCAN_TTILS_GTDS_Msk
5491#define FDCAN_TTILS_GTES_Pos (9U)
5492#define FDCAN_TTILS_GTES_Msk (0x1UL << FDCAN_TTILS_GTES_Pos)
5493#define FDCAN_TTILS_GTES FDCAN_TTILS_GTES_Msk
5494#define FDCAN_TTILS_TXUS_Pos (10U)
5495#define FDCAN_TTILS_TXUS_Msk (0x1UL << FDCAN_TTILS_TXUS_Pos)
5496#define FDCAN_TTILS_TXUS FDCAN_TTILS_TXUS_Msk
5497#define FDCAN_TTILS_TXOS_Pos (11U)
5498#define FDCAN_TTILS_TXOS_Msk (0x1UL << FDCAN_TTILS_TXOS_Pos)
5499#define FDCAN_TTILS_TXOS FDCAN_TTILS_TXOS_Msk
5500#define FDCAN_TTILS_SE1S_Pos (12U)
5501#define FDCAN_TTILS_SE1S_Msk (0x1UL << FDCAN_TTILS_SE1S_Pos)
5502#define FDCAN_TTILS_SE1S FDCAN_TTILS_SE1S_Msk
5503#define FDCAN_TTILS_SE2S_Pos (13U)
5504#define FDCAN_TTILS_SE2S_Msk (0x1UL << FDCAN_TTILS_SE2S_Pos)
5505#define FDCAN_TTILS_SE2S FDCAN_TTILS_SE2S_Msk
5506#define FDCAN_TTILS_ELCS_Pos (14U)
5507#define FDCAN_TTILS_ELCS_Msk (0x1UL << FDCAN_TTILS_ELCS_Pos)
5508#define FDCAN_TTILS_ELCS FDCAN_TTILS_ELCS_Msk
5509#define FDCAN_TTILS_IWTS_Pos (15U)
5510#define FDCAN_TTILS_IWTS_Msk (0x1UL << FDCAN_TTILS_IWTS_Pos)
5511#define FDCAN_TTILS_IWTS FDCAN_TTILS_IWTS_Msk
5512#define FDCAN_TTILS_WTS_Pos (16U)
5513#define FDCAN_TTILS_WTS_Msk (0x1UL << FDCAN_TTILS_WTS_Pos)
5514#define FDCAN_TTILS_WTS FDCAN_TTILS_WTS_Msk
5515#define FDCAN_TTILS_AWS_Pos (17U)
5516#define FDCAN_TTILS_AWS_Msk (0x1UL << FDCAN_TTILS_AWS_Pos)
5517#define FDCAN_TTILS_AWS FDCAN_TTILS_AWS_Msk
5518#define FDCAN_TTILS_CERS_Pos (18U)
5519#define FDCAN_TTILS_CERS_Msk (0x1UL << FDCAN_TTILS_CERS_Pos)
5520#define FDCAN_TTILS_CERS FDCAN_TTILS_CERS_Msk
5522/***************** Bit definition for FDCAN_TTOST register ********************/
5523#define FDCAN_TTOST_EL_Pos (0U)
5524#define FDCAN_TTOST_EL_Msk (0x3UL << FDCAN_TTOST_EL_Pos)
5525#define FDCAN_TTOST_EL FDCAN_TTOST_EL_Msk
5526#define FDCAN_TTOST_MS_Pos (2U)
5527#define FDCAN_TTOST_MS_Msk (0x3UL << FDCAN_TTOST_MS_Pos)
5528#define FDCAN_TTOST_MS FDCAN_TTOST_MS_Msk
5529#define FDCAN_TTOST_SYS_Pos (4U)
5530#define FDCAN_TTOST_SYS_Msk (0x3UL << FDCAN_TTOST_SYS_Pos)
5531#define FDCAN_TTOST_SYS FDCAN_TTOST_SYS_Msk
5532#define FDCAN_TTOST_QGTP_Pos (6U)
5533#define FDCAN_TTOST_QGTP_Msk (0x1UL << FDCAN_TTOST_QGTP_Pos)
5534#define FDCAN_TTOST_QGTP FDCAN_TTOST_QGTP_Msk
5535#define FDCAN_TTOST_QCS_Pos (7U)
5536#define FDCAN_TTOST_QCS_Msk (0x1UL << FDCAN_TTOST_QCS_Pos)
5537#define FDCAN_TTOST_QCS FDCAN_TTOST_QCS_Msk
5538#define FDCAN_TTOST_RTO_Pos (8U)
5539#define FDCAN_TTOST_RTO_Msk (0xFFUL << FDCAN_TTOST_RTO_Pos)
5540#define FDCAN_TTOST_RTO FDCAN_TTOST_RTO_Msk
5541#define FDCAN_TTOST_WGTD_Pos (22U)
5542#define FDCAN_TTOST_WGTD_Msk (0x1UL << FDCAN_TTOST_WGTD_Pos)
5543#define FDCAN_TTOST_WGTD FDCAN_TTOST_WGTD_Msk
5544#define FDCAN_TTOST_GFI_Pos (23U)
5545#define FDCAN_TTOST_GFI_Msk (0x1UL << FDCAN_TTOST_GFI_Pos)
5546#define FDCAN_TTOST_GFI FDCAN_TTOST_GFI_Msk
5547#define FDCAN_TTOST_TMP_Pos (24U)
5548#define FDCAN_TTOST_TMP_Msk (0x7UL << FDCAN_TTOST_TMP_Pos)
5549#define FDCAN_TTOST_TMP FDCAN_TTOST_TMP_Msk
5550#define FDCAN_TTOST_GSI_Pos (27U)
5551#define FDCAN_TTOST_GSI_Msk (0x1UL << FDCAN_TTOST_GSI_Pos)
5552#define FDCAN_TTOST_GSI FDCAN_TTOST_GSI_Msk
5553#define FDCAN_TTOST_WFE_Pos (28U)
5554#define FDCAN_TTOST_WFE_Msk (0x1UL << FDCAN_TTOST_WFE_Pos)
5555#define FDCAN_TTOST_WFE FDCAN_TTOST_WFE_Msk
5556#define FDCAN_TTOST_AWE_Pos (29U)
5557#define FDCAN_TTOST_AWE_Msk (0x1UL << FDCAN_TTOST_AWE_Pos)
5558#define FDCAN_TTOST_AWE FDCAN_TTOST_AWE_Msk
5559#define FDCAN_TTOST_WECS_Pos (30U)
5560#define FDCAN_TTOST_WECS_Msk (0x1UL << FDCAN_TTOST_WECS_Pos)
5561#define FDCAN_TTOST_WECS FDCAN_TTOST_WECS_Msk
5562#define FDCAN_TTOST_SPL_Pos (31U)
5563#define FDCAN_TTOST_SPL_Msk (0x1UL << FDCAN_TTOST_SPL_Pos)
5564#define FDCAN_TTOST_SPL FDCAN_TTOST_SPL_Msk
5566/***************** Bit definition for FDCAN_TURNA register ********************/
5567#define FDCAN_TURNA_NAV_Pos (0U)
5568#define FDCAN_TURNA_NAV_Msk (0x3FFFFUL << FDCAN_TURNA_NAV_Pos)
5569#define FDCAN_TURNA_NAV FDCAN_TURNA_NAV_Msk
5571/***************** Bit definition for FDCAN_TTLGT register ********************/
5572#define FDCAN_TTLGT_LT_Pos (0U)
5573#define FDCAN_TTLGT_LT_Msk (0xFFFFUL << FDCAN_TTLGT_LT_Pos)
5574#define FDCAN_TTLGT_LT FDCAN_TTLGT_LT_Msk
5575#define FDCAN_TTLGT_GT_Pos (16U)
5576#define FDCAN_TTLGT_GT_Msk (0xFFFFUL << FDCAN_TTLGT_GT_Pos)
5577#define FDCAN_TTLGT_GT FDCAN_TTLGT_GT_Msk
5579/***************** Bit definition for FDCAN_TTCTC register ********************/
5580#define FDCAN_TTCTC_CT_Pos (0U)
5581#define FDCAN_TTCTC_CT_Msk (0xFFFFUL << FDCAN_TTCTC_CT_Pos)
5582#define FDCAN_TTCTC_CT FDCAN_TTCTC_CT_Msk
5583#define FDCAN_TTCTC_CC_Pos (16U)
5584#define FDCAN_TTCTC_CC_Msk (0x3FUL << FDCAN_TTCTC_CC_Pos)
5585#define FDCAN_TTCTC_CC FDCAN_TTCTC_CC_Msk
5587/***************** Bit definition for FDCAN_TTCPT register ********************/
5588#define FDCAN_TTCPT_CCV_Pos (0U)
5589#define FDCAN_TTCPT_CCV_Msk (0x3FUL << FDCAN_TTCPT_CCV_Pos)
5590#define FDCAN_TTCPT_CCV FDCAN_TTCPT_CCV_Msk
5591#define FDCAN_TTCPT_SWV_Pos (16U)
5592#define FDCAN_TTCPT_SWV_Msk (0xFFFFUL << FDCAN_TTCPT_SWV_Pos)
5593#define FDCAN_TTCPT_SWV FDCAN_TTCPT_SWV_Msk
5595/***************** Bit definition for FDCAN_TTCSM register ********************/
5596#define FDCAN_TTCSM_CSM_Pos (0U)
5597#define FDCAN_TTCSM_CSM_Msk (0xFFFFUL << FDCAN_TTCSM_CSM_Pos)
5598#define FDCAN_TTCSM_CSM FDCAN_TTCSM_CSM_Msk
5600/***************** Bit definition for FDCAN_TTTS register *********************/
5601#define FDCAN_TTTS_SWTSEL_Pos (0U)
5602#define FDCAN_TTTS_SWTSEL_Msk (0x3UL << FDCAN_TTTS_SWTSEL_Pos)
5603#define FDCAN_TTTS_SWTSEL FDCAN_TTTS_SWTSEL_Msk
5604#define FDCAN_TTTS_EVTSEL_Pos (4U)
5605#define FDCAN_TTTS_EVTSEL_Msk (0x3UL << FDCAN_TTTS_EVTSEL_Pos)
5606#define FDCAN_TTTS_EVTSEL FDCAN_TTTS_EVTSEL_Msk
5608/********************************************************************************/
5609/* */
5610/* FDCANCCU (Clock Calibration unit) */
5611/* */
5612/********************************************************************************/
5613
5614/***************** Bit definition for FDCANCCU_CREL register ******************/
5615#define FDCANCCU_CREL_DAY_Pos (0U)
5616#define FDCANCCU_CREL_DAY_Msk (0xFFUL << FDCANCCU_CREL_DAY_Pos)
5617#define FDCANCCU_CREL_DAY FDCANCCU_CREL_DAY_Msk
5618#define FDCANCCU_CREL_MON_Pos (8U)
5619#define FDCANCCU_CREL_MON_Msk (0xFFUL << FDCANCCU_CREL_MON_Pos)
5620#define FDCANCCU_CREL_MON FDCANCCU_CREL_MON_Msk
5621#define FDCANCCU_CREL_YEAR_Pos (16U)
5622#define FDCANCCU_CREL_YEAR_Msk (0xFUL << FDCANCCU_CREL_YEAR_Pos)
5623#define FDCANCCU_CREL_YEAR FDCANCCU_CREL_YEAR_Msk
5624#define FDCANCCU_CREL_SUBSTEP_Pos (20U)
5625#define FDCANCCU_CREL_SUBSTEP_Msk (0xFUL << FDCANCCU_CREL_SUBSTEP_Pos)
5626#define FDCANCCU_CREL_SUBSTEP FDCANCCU_CREL_SUBSTEP_Msk
5627#define FDCANCCU_CREL_STEP_Pos (24U)
5628#define FDCANCCU_CREL_STEP_Msk (0xFUL << FDCANCCU_CREL_STEP_Pos)
5629#define FDCANCCU_CREL_STEP FDCANCCU_CREL_STEP_Msk
5630#define FDCANCCU_CREL_REL_Pos (28U)
5631#define FDCANCCU_CREL_REL_Msk (0xFUL << FDCANCCU_CREL_REL_Pos)
5632#define FDCANCCU_CREL_REL FDCANCCU_CREL_REL_Msk
5634/***************** Bit definition for FDCANCCU_CCFG register ******************/
5635#define FDCANCCU_CCFG_TQBT_Pos (0U)
5636#define FDCANCCU_CCFG_TQBT_Msk (0x1FUL << FDCANCCU_CCFG_TQBT_Pos)
5637#define FDCANCCU_CCFG_TQBT FDCANCCU_CCFG_TQBT_Msk
5638#define FDCANCCU_CCFG_BCC_Pos (6U)
5639#define FDCANCCU_CCFG_BCC_Msk (0x1UL << FDCANCCU_CCFG_BCC_Pos)
5640#define FDCANCCU_CCFG_BCC FDCANCCU_CCFG_BCC_Msk
5641#define FDCANCCU_CCFG_CFL_Pos (7U)
5642#define FDCANCCU_CCFG_CFL_Msk (0x1UL << FDCANCCU_CCFG_CFL_Pos)
5643#define FDCANCCU_CCFG_CFL FDCANCCU_CCFG_CFL_Msk
5644#define FDCANCCU_CCFG_OCPM_Pos (8U)
5645#define FDCANCCU_CCFG_OCPM_Msk (0xFFUL << FDCANCCU_CCFG_OCPM_Pos)
5646#define FDCANCCU_CCFG_OCPM FDCANCCU_CCFG_OCPM_Msk
5647#define FDCANCCU_CCFG_CDIV_Pos (16U)
5648#define FDCANCCU_CCFG_CDIV_Msk (0xFUL << FDCANCCU_CCFG_CDIV_Pos)
5649#define FDCANCCU_CCFG_CDIV FDCANCCU_CCFG_CDIV_Msk
5650#define FDCANCCU_CCFG_SWR_Pos (31U)
5651#define FDCANCCU_CCFG_SWR_Msk (0x1UL << FDCANCCU_CCFG_SWR_Pos)
5652#define FDCANCCU_CCFG_SWR FDCANCCU_CCFG_SWR_Msk
5654/***************** Bit definition for FDCANCCU_CSTAT register *****************/
5655#define FDCANCCU_CSTAT_OCPC_Pos (0U)
5656#define FDCANCCU_CSTAT_OCPC_Msk (0x3FFFFUL << FDCANCCU_CSTAT_OCPC_Pos)
5657#define FDCANCCU_CSTAT_OCPC FDCANCCU_CSTAT_OCPC_Msk
5658#define FDCANCCU_CSTAT_TQC_Pos (18U)
5659#define FDCANCCU_CSTAT_TQC_Msk (0x7FFUL << FDCANCCU_CSTAT_TQC_Pos)
5660#define FDCANCCU_CSTAT_TQC FDCANCCU_CSTAT_TQC_Msk
5661#define FDCANCCU_CSTAT_CALS_Pos (30U)
5662#define FDCANCCU_CSTAT_CALS_Msk (0x3UL << FDCANCCU_CSTAT_CALS_Pos)
5663#define FDCANCCU_CSTAT_CALS FDCANCCU_CSTAT_CALS_Msk
5665/****************** Bit definition for FDCANCCU_CWD register ******************/
5666#define FDCANCCU_CWD_WDC_Pos (0U)
5667#define FDCANCCU_CWD_WDC_Msk (0xFFFFUL << FDCANCCU_CWD_WDC_Pos)
5668#define FDCANCCU_CWD_WDC FDCANCCU_CWD_WDC_Msk
5669#define FDCANCCU_CWD_WDV_Pos (16U)
5670#define FDCANCCU_CWD_WDV_Msk (0xFFFFUL << FDCANCCU_CWD_WDV_Pos)
5671#define FDCANCCU_CWD_WDV FDCANCCU_CWD_WDV_Msk
5673/****************** Bit definition for FDCANCCU_IR register *******************/
5674#define FDCANCCU_IR_CWE_Pos (0U)
5675#define FDCANCCU_IR_CWE_Msk (0x1UL << FDCANCCU_IR_CWE_Pos)
5676#define FDCANCCU_IR_CWE FDCANCCU_IR_CWE_Msk
5677#define FDCANCCU_IR_CSC_Pos (1U)
5678#define FDCANCCU_IR_CSC_Msk (0x1UL << FDCANCCU_IR_CSC_Pos)
5679#define FDCANCCU_IR_CSC FDCANCCU_IR_CSC_Msk
5681/****************** Bit definition for FDCANCCU_IE register *******************/
5682#define FDCANCCU_IE_CWEE_Pos (0U)
5683#define FDCANCCU_IE_CWEE_Msk (0x1UL << FDCANCCU_IE_CWEE_Pos)
5684#define FDCANCCU_IE_CWEE FDCANCCU_IE_CWEE_Msk
5685#define FDCANCCU_IE_CSCE_Pos (1U)
5686#define FDCANCCU_IE_CSCE_Msk (0x1UL << FDCANCCU_IE_CSCE_Pos)
5687#define FDCANCCU_IE_CSCE FDCANCCU_IE_CSCE_Msk
5689/******************************************************************************/
5690/* */
5691/* HDMI-CEC (CEC) */
5692/* */
5693/******************************************************************************/
5694
5695/******************* Bit definition for CEC_CR register *********************/
5696#define CEC_CR_CECEN_Pos (0U)
5697#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos)
5698#define CEC_CR_CECEN CEC_CR_CECEN_Msk
5699#define CEC_CR_TXSOM_Pos (1U)
5700#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos)
5701#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk
5702#define CEC_CR_TXEOM_Pos (2U)
5703#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos)
5704#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk
5706/******************* Bit definition for CEC_CFGR register *******************/
5707#define CEC_CFGR_SFT_Pos (0U)
5708#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos)
5709#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk
5710#define CEC_CFGR_RXTOL_Pos (3U)
5711#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos)
5712#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk
5713#define CEC_CFGR_BRESTP_Pos (4U)
5714#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos)
5715#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk
5716#define CEC_CFGR_BREGEN_Pos (5U)
5717#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos)
5718#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk
5719#define CEC_CFGR_LBPEGEN_Pos (6U)
5720#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos)
5721#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk
5722#define CEC_CFGR_SFTOPT_Pos (8U)
5723#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos)
5724#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk
5725#define CEC_CFGR_BRDNOGEN_Pos (7U)
5726#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos)
5727#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk
5728#define CEC_CFGR_OAR_Pos (16U)
5729#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos)
5730#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk
5731#define CEC_CFGR_LSTN_Pos (31U)
5732#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos)
5733#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk
5735/******************* Bit definition for CEC_TXDR register *******************/
5736#define CEC_TXDR_TXD_Pos (0U)
5737#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos)
5738#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk
5740/******************* Bit definition for CEC_RXDR register *******************/
5741#define CEC_RXDR_RXD_Pos (0U)
5742#define CEC_RXDR_RXD_Msk (0xFFUL << CEC_RXDR_RXD_Pos)
5743#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk
5745/******************* Bit definition for CEC_ISR register ********************/
5746#define CEC_ISR_RXBR_Pos (0U)
5747#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos)
5748#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk
5749#define CEC_ISR_RXEND_Pos (1U)
5750#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos)
5751#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk
5752#define CEC_ISR_RXOVR_Pos (2U)
5753#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos)
5754#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk
5755#define CEC_ISR_BRE_Pos (3U)
5756#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos)
5757#define CEC_ISR_BRE CEC_ISR_BRE_Msk
5758#define CEC_ISR_SBPE_Pos (4U)
5759#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos)
5760#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk
5761#define CEC_ISR_LBPE_Pos (5U)
5762#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos)
5763#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk
5764#define CEC_ISR_RXACKE_Pos (6U)
5765#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos)
5766#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk
5767#define CEC_ISR_ARBLST_Pos (7U)
5768#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos)
5769#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk
5770#define CEC_ISR_TXBR_Pos (8U)
5771#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos)
5772#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk
5773#define CEC_ISR_TXEND_Pos (9U)
5774#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos)
5775#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk
5776#define CEC_ISR_TXUDR_Pos (10U)
5777#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos)
5778#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk
5779#define CEC_ISR_TXERR_Pos (11U)
5780#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos)
5781#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk
5782#define CEC_ISR_TXACKE_Pos (12U)
5783#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos)
5784#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk
5786/******************* Bit definition for CEC_IER register ********************/
5787#define CEC_IER_RXBRIE_Pos (0U)
5788#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos)
5789#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk
5790#define CEC_IER_RXENDIE_Pos (1U)
5791#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos)
5792#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk
5793#define CEC_IER_RXOVRIE_Pos (2U)
5794#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos)
5795#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk
5796#define CEC_IER_BREIE_Pos (3U)
5797#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos)
5798#define CEC_IER_BREIE CEC_IER_BREIE_Msk
5799#define CEC_IER_SBPEIE_Pos (4U)
5800#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos)
5801#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk
5802#define CEC_IER_LBPEIE_Pos (5U)
5803#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos)
5804#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk
5805#define CEC_IER_RXACKEIE_Pos (6U)
5806#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos)
5807#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk
5808#define CEC_IER_ARBLSTIE_Pos (7U)
5809#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos)
5810#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk
5811#define CEC_IER_TXBRIE_Pos (8U)
5812#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos)
5813#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk
5814#define CEC_IER_TXENDIE_Pos (9U)
5815#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos)
5816#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk
5817#define CEC_IER_TXUDRIE_Pos (10U)
5818#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos)
5819#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk
5820#define CEC_IER_TXERRIE_Pos (11U)
5821#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos)
5822#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk
5823#define CEC_IER_TXACKEIE_Pos (12U)
5824#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos)
5825#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk
5827/******************************************************************************/
5828/* */
5829/* CORDIC calculation unit */
5830/* */
5831/******************************************************************************/
5832/******************* Bit definition for CORDIC_CSR register *****************/
5833#define CORDIC_CSR_FUNC_Pos (0U)
5834#define CORDIC_CSR_FUNC_Msk (0xFUL << CORDIC_CSR_FUNC_Pos)
5835#define CORDIC_CSR_FUNC CORDIC_CSR_FUNC_Msk
5836#define CORDIC_CSR_FUNC_0 (0x1UL << CORDIC_CSR_FUNC_Pos)
5837#define CORDIC_CSR_FUNC_1 (0x2UL << CORDIC_CSR_FUNC_Pos)
5838#define CORDIC_CSR_FUNC_2 (0x4UL << CORDIC_CSR_FUNC_Pos)
5839#define CORDIC_CSR_FUNC_3 (0x8UL << CORDIC_CSR_FUNC_Pos)
5840#define CORDIC_CSR_PRECISION_Pos (4U)
5841#define CORDIC_CSR_PRECISION_Msk (0xFUL << CORDIC_CSR_PRECISION_Pos)
5842#define CORDIC_CSR_PRECISION CORDIC_CSR_PRECISION_Msk
5843#define CORDIC_CSR_PRECISION_0 (0x1UL << CORDIC_CSR_PRECISION_Pos)
5844#define CORDIC_CSR_PRECISION_1 (0x2UL << CORDIC_CSR_PRECISION_Pos)
5845#define CORDIC_CSR_PRECISION_2 (0x4UL << CORDIC_CSR_PRECISION_Pos)
5846#define CORDIC_CSR_PRECISION_3 (0x8UL << CORDIC_CSR_PRECISION_Pos)
5847#define CORDIC_CSR_SCALE_Pos (8U)
5848#define CORDIC_CSR_SCALE_Msk (0x7UL << CORDIC_CSR_SCALE_Pos)
5849#define CORDIC_CSR_SCALE CORDIC_CSR_SCALE_Msk
5850#define CORDIC_CSR_SCALE_0 (0x1UL << CORDIC_CSR_SCALE_Pos)
5851#define CORDIC_CSR_SCALE_1 (0x2UL << CORDIC_CSR_SCALE_Pos)
5852#define CORDIC_CSR_SCALE_2 (0x4UL << CORDIC_CSR_SCALE_Pos)
5853#define CORDIC_CSR_IEN_Pos (16U)
5854#define CORDIC_CSR_IEN_Msk (0x1UL << CORDIC_CSR_IEN_Pos)
5855#define CORDIC_CSR_IEN CORDIC_CSR_IEN_Msk
5856#define CORDIC_CSR_DMAREN_Pos (17U)
5857#define CORDIC_CSR_DMAREN_Msk (0x1UL << CORDIC_CSR_DMAREN_Pos)
5858#define CORDIC_CSR_DMAREN CORDIC_CSR_DMAREN_Msk
5859#define CORDIC_CSR_DMAWEN_Pos (18U)
5860#define CORDIC_CSR_DMAWEN_Msk (0x1UL << CORDIC_CSR_DMAWEN_Pos)
5861#define CORDIC_CSR_DMAWEN CORDIC_CSR_DMAWEN_Msk
5862#define CORDIC_CSR_NRES_Pos (19U)
5863#define CORDIC_CSR_NRES_Msk (0x1UL << CORDIC_CSR_NRES_Pos)
5864#define CORDIC_CSR_NRES CORDIC_CSR_NRES_Msk
5865#define CORDIC_CSR_NARGS_Pos (20U)
5866#define CORDIC_CSR_NARGS_Msk (0x1UL << CORDIC_CSR_NARGS_Pos)
5867#define CORDIC_CSR_NARGS CORDIC_CSR_NARGS_Msk
5868#define CORDIC_CSR_RESSIZE_Pos (21U)
5869#define CORDIC_CSR_RESSIZE_Msk (0x1UL << CORDIC_CSR_RESSIZE_Pos)
5870#define CORDIC_CSR_RESSIZE CORDIC_CSR_RESSIZE_Msk
5871#define CORDIC_CSR_ARGSIZE_Pos (22U)
5872#define CORDIC_CSR_ARGSIZE_Msk (0x1UL << CORDIC_CSR_ARGSIZE_Pos)
5873#define CORDIC_CSR_ARGSIZE CORDIC_CSR_ARGSIZE_Msk
5874#define CORDIC_CSR_RRDY_Pos (31U)
5875#define CORDIC_CSR_RRDY_Msk (0x1UL << CORDIC_CSR_RRDY_Pos)
5876#define CORDIC_CSR_RRDY CORDIC_CSR_RRDY_Msk
5878/******************* Bit definition for CORDIC_WDATA register ***************/
5879#define CORDIC_WDATA_ARG_Pos (0U)
5880#define CORDIC_WDATA_ARG_Msk (0xFFFFFFFFUL << CORDIC_WDATA_ARG_Pos)
5881#define CORDIC_WDATA_ARG CORDIC_WDATA_ARG_Msk
5883/******************* Bit definition for CORDIC_RDATA register ***************/
5884#define CORDIC_RDATA_RES_Pos (0U)
5885#define CORDIC_RDATA_RES_Msk (0xFFFFFFFFUL << CORDIC_RDATA_RES_Pos)
5886#define CORDIC_RDATA_RES CORDIC_RDATA_RES_Msk
5888/******************************************************************************/
5889/* */
5890/* CRC calculation unit */
5891/* */
5892/******************************************************************************/
5893/******************* Bit definition for CRC_DR register *********************/
5894#define CRC_DR_DR_Pos (0U)
5895#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)
5896#define CRC_DR_DR CRC_DR_DR_Msk
5898/******************* Bit definition for CRC_IDR register ********************/
5899#define CRC_IDR_IDR_Pos (0U)
5900#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)
5901#define CRC_IDR_IDR CRC_IDR_IDR_Msk
5903/******************** Bit definition for CRC_CR register ********************/
5904#define CRC_CR_RESET_Pos (0U)
5905#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)
5906#define CRC_CR_RESET CRC_CR_RESET_Msk
5907#define CRC_CR_POLYSIZE_Pos (3U)
5908#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)
5909#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk
5910#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)
5911#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)
5912#define CRC_CR_REV_IN_Pos (5U)
5913#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)
5914#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk
5915#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)
5916#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)
5917#define CRC_CR_REV_OUT_Pos (7U)
5918#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)
5919#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk
5921/******************* Bit definition for CRC_INIT register *******************/
5922#define CRC_INIT_INIT_Pos (0U)
5923#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)
5924#define CRC_INIT_INIT CRC_INIT_INIT_Msk
5926/******************* Bit definition for CRC_POL register ********************/
5927#define CRC_POL_POL_Pos (0U)
5928#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)
5929#define CRC_POL_POL CRC_POL_POL_Msk
5931/******************************************************************************/
5932/* */
5933/* CRS Clock Recovery System */
5934/******************************************************************************/
5935
5936/******************* Bit definition for CRS_CR register *********************/
5937#define CRS_CR_SYNCOKIE_Pos (0U)
5938#define CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos)
5939#define CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk
5940#define CRS_CR_SYNCWARNIE_Pos (1U)
5941#define CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos)
5942#define CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk
5943#define CRS_CR_ERRIE_Pos (2U)
5944#define CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos)
5945#define CRS_CR_ERRIE CRS_CR_ERRIE_Msk
5946#define CRS_CR_ESYNCIE_Pos (3U)
5947#define CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos)
5948#define CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk
5949#define CRS_CR_CEN_Pos (5U)
5950#define CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos)
5951#define CRS_CR_CEN CRS_CR_CEN_Msk
5952#define CRS_CR_AUTOTRIMEN_Pos (6U)
5953#define CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos)
5954#define CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk
5955#define CRS_CR_SWSYNC_Pos (7U)
5956#define CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos)
5957#define CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk
5958#define CRS_CR_TRIM_Pos (8U)
5959#define CRS_CR_TRIM_Msk (0x3FUL << CRS_CR_TRIM_Pos)
5960#define CRS_CR_TRIM CRS_CR_TRIM_Msk
5962/******************* Bit definition for CRS_CFGR register *********************/
5963#define CRS_CFGR_RELOAD_Pos (0U)
5964#define CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos)
5965#define CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk
5966#define CRS_CFGR_FELIM_Pos (16U)
5967#define CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos)
5968#define CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk
5970#define CRS_CFGR_SYNCDIV_Pos (24U)
5971#define CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos)
5972#define CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk
5973#define CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos)
5974#define CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos)
5975#define CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos)
5977#define CRS_CFGR_SYNCSRC_Pos (28U)
5978#define CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos)
5979#define CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk
5980#define CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos)
5981#define CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos)
5983#define CRS_CFGR_SYNCPOL_Pos (31U)
5984#define CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos)
5985#define CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk
5987/******************* Bit definition for CRS_ISR register *********************/
5988#define CRS_ISR_SYNCOKF_Pos (0U)
5989#define CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos)
5990#define CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk
5991#define CRS_ISR_SYNCWARNF_Pos (1U)
5992#define CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos)
5993#define CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk
5994#define CRS_ISR_ERRF_Pos (2U)
5995#define CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos)
5996#define CRS_ISR_ERRF CRS_ISR_ERRF_Msk
5997#define CRS_ISR_ESYNCF_Pos (3U)
5998#define CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos)
5999#define CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk
6000#define CRS_ISR_SYNCERR_Pos (8U)
6001#define CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos)
6002#define CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk
6003#define CRS_ISR_SYNCMISS_Pos (9U)
6004#define CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos)
6005#define CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk
6006#define CRS_ISR_TRIMOVF_Pos (10U)
6007#define CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos)
6008#define CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk
6009#define CRS_ISR_FEDIR_Pos (15U)
6010#define CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos)
6011#define CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk
6012#define CRS_ISR_FECAP_Pos (16U)
6013#define CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos)
6014#define CRS_ISR_FECAP CRS_ISR_FECAP_Msk
6016/******************* Bit definition for CRS_ICR register *********************/
6017#define CRS_ICR_SYNCOKC_Pos (0U)
6018#define CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos)
6019#define CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk
6020#define CRS_ICR_SYNCWARNC_Pos (1U)
6021#define CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos)
6022#define CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk
6023#define CRS_ICR_ERRC_Pos (2U)
6024#define CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos)
6025#define CRS_ICR_ERRC CRS_ICR_ERRC_Msk
6026#define CRS_ICR_ESYNCC_Pos (3U)
6027#define CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos)
6028#define CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk
6030/******************************************************************************/
6031/* */
6032/* Crypto Processor */
6033/* */
6034/******************************************************************************/
6035/******************************** CRYP VER **********************************/
6036#define CRYP_VER_2_2
6037/******************* Bits definition for CRYP_CR register ********************/
6038#define CRYP_CR_ALGODIR_Pos (2U)
6039#define CRYP_CR_ALGODIR_Msk (0x1UL << CRYP_CR_ALGODIR_Pos)
6040#define CRYP_CR_ALGODIR CRYP_CR_ALGODIR_Msk
6041
6042#define CRYP_CR_ALGOMODE_Pos (3U)
6043#define CRYP_CR_ALGOMODE_Msk (0x10007UL << CRYP_CR_ALGOMODE_Pos)
6044#define CRYP_CR_ALGOMODE CRYP_CR_ALGOMODE_Msk
6045#define CRYP_CR_ALGOMODE_0 (0x00001UL << CRYP_CR_ALGOMODE_Pos)
6046#define CRYP_CR_ALGOMODE_1 (0x00002UL << CRYP_CR_ALGOMODE_Pos)
6047#define CRYP_CR_ALGOMODE_2 (0x00004UL << CRYP_CR_ALGOMODE_Pos)
6048#define CRYP_CR_ALGOMODE_TDES_ECB (0U)
6049#define CRYP_CR_ALGOMODE_TDES_CBC_Pos (3U)
6050#define CRYP_CR_ALGOMODE_TDES_CBC_Msk (0x1UL << CRYP_CR_ALGOMODE_TDES_CBC_Pos)
6051#define CRYP_CR_ALGOMODE_TDES_CBC CRYP_CR_ALGOMODE_TDES_CBC_Msk
6052#define CRYP_CR_ALGOMODE_DES_ECB_Pos (4U)
6053#define CRYP_CR_ALGOMODE_DES_ECB_Msk (0x1UL << CRYP_CR_ALGOMODE_DES_ECB_Pos)
6054#define CRYP_CR_ALGOMODE_DES_ECB CRYP_CR_ALGOMODE_DES_ECB_Msk
6055#define CRYP_CR_ALGOMODE_DES_CBC_Pos (3U)
6056#define CRYP_CR_ALGOMODE_DES_CBC_Msk (0x3UL << CRYP_CR_ALGOMODE_DES_CBC_Pos)
6057#define CRYP_CR_ALGOMODE_DES_CBC CRYP_CR_ALGOMODE_DES_CBC_Msk
6058#define CRYP_CR_ALGOMODE_AES_ECB_Pos (5U)
6059#define CRYP_CR_ALGOMODE_AES_ECB_Msk (0x1UL << CRYP_CR_ALGOMODE_AES_ECB_Pos)
6060#define CRYP_CR_ALGOMODE_AES_ECB CRYP_CR_ALGOMODE_AES_ECB_Msk
6061#define CRYP_CR_ALGOMODE_AES_CBC_Pos (3U)
6062#define CRYP_CR_ALGOMODE_AES_CBC_Msk (0x5UL << CRYP_CR_ALGOMODE_AES_CBC_Pos)
6063#define CRYP_CR_ALGOMODE_AES_CBC CRYP_CR_ALGOMODE_AES_CBC_Msk
6064#define CRYP_CR_ALGOMODE_AES_CTR_Pos (4U)
6065#define CRYP_CR_ALGOMODE_AES_CTR_Msk (0x3UL << CRYP_CR_ALGOMODE_AES_CTR_Pos)
6066#define CRYP_CR_ALGOMODE_AES_CTR CRYP_CR_ALGOMODE_AES_CTR_Msk
6067#define CRYP_CR_ALGOMODE_AES_KEY_Pos (3U)
6068#define CRYP_CR_ALGOMODE_AES_KEY_Msk (0x7UL << CRYP_CR_ALGOMODE_AES_KEY_Pos)
6069#define CRYP_CR_ALGOMODE_AES_KEY CRYP_CR_ALGOMODE_AES_KEY_Msk
6070#define CRYP_CR_ALGOMODE_AES_GCM_Pos (19U)
6071#define CRYP_CR_ALGOMODE_AES_GCM_Msk (0x1UL << CRYP_CR_ALGOMODE_AES_GCM_Pos)
6072#define CRYP_CR_ALGOMODE_AES_GCM CRYP_CR_ALGOMODE_AES_GCM_Msk
6073#define CRYP_CR_ALGOMODE_AES_CCM_Pos (3U)
6074#define CRYP_CR_ALGOMODE_AES_CCM_Msk (0x10001UL << CRYP_CR_ALGOMODE_AES_CCM_Pos)
6075#define CRYP_CR_ALGOMODE_AES_CCM CRYP_CR_ALGOMODE_AES_CCM_Msk
6076
6077#define CRYP_CR_DATATYPE_Pos (6U)
6078#define CRYP_CR_DATATYPE_Msk (0x3UL << CRYP_CR_DATATYPE_Pos)
6079#define CRYP_CR_DATATYPE CRYP_CR_DATATYPE_Msk
6080#define CRYP_CR_DATATYPE_0 (0x1UL << CRYP_CR_DATATYPE_Pos)
6081#define CRYP_CR_DATATYPE_1 (0x2UL << CRYP_CR_DATATYPE_Pos)
6082#define CRYP_CR_KEYSIZE_Pos (8U)
6083#define CRYP_CR_KEYSIZE_Msk (0x3UL << CRYP_CR_KEYSIZE_Pos)
6084#define CRYP_CR_KEYSIZE CRYP_CR_KEYSIZE_Msk
6085#define CRYP_CR_KEYSIZE_0 (0x1UL << CRYP_CR_KEYSIZE_Pos)
6086#define CRYP_CR_KEYSIZE_1 (0x2UL << CRYP_CR_KEYSIZE_Pos)
6087#define CRYP_CR_FFLUSH_Pos (14U)
6088#define CRYP_CR_FFLUSH_Msk (0x1UL << CRYP_CR_FFLUSH_Pos)
6089#define CRYP_CR_FFLUSH CRYP_CR_FFLUSH_Msk
6090#define CRYP_CR_CRYPEN_Pos (15U)
6091#define CRYP_CR_CRYPEN_Msk (0x1UL << CRYP_CR_CRYPEN_Pos)
6092#define CRYP_CR_CRYPEN CRYP_CR_CRYPEN_Msk
6093
6094#define CRYP_CR_GCM_CCMPH_Pos (16U)
6095#define CRYP_CR_GCM_CCMPH_Msk (0x3UL << CRYP_CR_GCM_CCMPH_Pos)
6096#define CRYP_CR_GCM_CCMPH CRYP_CR_GCM_CCMPH_Msk
6097#define CRYP_CR_GCM_CCMPH_0 (0x1UL << CRYP_CR_GCM_CCMPH_Pos)
6098#define CRYP_CR_GCM_CCMPH_1 (0x2UL << CRYP_CR_GCM_CCMPH_Pos)
6099#define CRYP_CR_ALGOMODE_3 (0x00080000U)
6100#define CRYP_CR_NPBLB_Pos (20U)
6101#define CRYP_CR_NPBLB_Msk (0xFUL << CRYP_CR_NPBLB_Pos)
6102#define CRYP_CR_NPBLB CRYP_CR_NPBLB_Msk
6103
6104/****************** Bits definition for CRYP_SR register *********************/
6105#define CRYP_SR_IFEM_Pos (0U)
6106#define CRYP_SR_IFEM_Msk (0x1UL << CRYP_SR_IFEM_Pos)
6107#define CRYP_SR_IFEM CRYP_SR_IFEM_Msk
6108#define CRYP_SR_IFNF_Pos (1U)
6109#define CRYP_SR_IFNF_Msk (0x1UL << CRYP_SR_IFNF_Pos)
6110#define CRYP_SR_IFNF CRYP_SR_IFNF_Msk
6111#define CRYP_SR_OFNE_Pos (2U)
6112#define CRYP_SR_OFNE_Msk (0x1UL << CRYP_SR_OFNE_Pos)
6113#define CRYP_SR_OFNE CRYP_SR_OFNE_Msk
6114#define CRYP_SR_OFFU_Pos (3U)
6115#define CRYP_SR_OFFU_Msk (0x1UL << CRYP_SR_OFFU_Pos)
6116#define CRYP_SR_OFFU CRYP_SR_OFFU_Msk
6117#define CRYP_SR_BUSY_Pos (4U)
6118#define CRYP_SR_BUSY_Msk (0x1UL << CRYP_SR_BUSY_Pos)
6119#define CRYP_SR_BUSY CRYP_SR_BUSY_Msk
6120/****************** Bits definition for CRYP_DMACR register ******************/
6121#define CRYP_DMACR_DIEN_Pos (0U)
6122#define CRYP_DMACR_DIEN_Msk (0x1UL << CRYP_DMACR_DIEN_Pos)
6123#define CRYP_DMACR_DIEN CRYP_DMACR_DIEN_Msk
6124#define CRYP_DMACR_DOEN_Pos (1U)
6125#define CRYP_DMACR_DOEN_Msk (0x1UL << CRYP_DMACR_DOEN_Pos)
6126#define CRYP_DMACR_DOEN CRYP_DMACR_DOEN_Msk
6127/***************** Bits definition for CRYP_IMSCR register ******************/
6128#define CRYP_IMSCR_INIM_Pos (0U)
6129#define CRYP_IMSCR_INIM_Msk (0x1UL << CRYP_IMSCR_INIM_Pos)
6130#define CRYP_IMSCR_INIM CRYP_IMSCR_INIM_Msk
6131#define CRYP_IMSCR_OUTIM_Pos (1U)
6132#define CRYP_IMSCR_OUTIM_Msk (0x1UL << CRYP_IMSCR_OUTIM_Pos)
6133#define CRYP_IMSCR_OUTIM CRYP_IMSCR_OUTIM_Msk
6134/****************** Bits definition for CRYP_RISR register *******************/
6135#define CRYP_RISR_INRIS_Pos (0U)
6136#define CRYP_RISR_INRIS_Msk (0x1UL << CRYP_RISR_INRIS_Pos)
6137#define CRYP_RISR_INRIS CRYP_RISR_INRIS_Msk
6138#define CRYP_RISR_OUTRIS_Pos (1U)
6139#define CRYP_RISR_OUTRIS_Msk (0x1UL << CRYP_RISR_OUTRIS_Pos)
6140#define CRYP_RISR_OUTRIS CRYP_RISR_OUTRIS_Msk
6141/****************** Bits definition for CRYP_MISR register *******************/
6142#define CRYP_MISR_INMIS_Pos (0U)
6143#define CRYP_MISR_INMIS_Msk (0x1UL << CRYP_MISR_INMIS_Pos)
6144#define CRYP_MISR_INMIS CRYP_MISR_INMIS_Msk
6145#define CRYP_MISR_OUTMIS_Pos (1U)
6146#define CRYP_MISR_OUTMIS_Msk (0x1UL << CRYP_MISR_OUTMIS_Pos)
6147#define CRYP_MISR_OUTMIS CRYP_MISR_OUTMIS_Msk
6148
6149/******************************************************************************/
6150/* */
6151/* Digital to Analog Converter */
6152/* */
6153/******************************************************************************/
6154/******************** Bit definition for DAC_CR register ********************/
6155#define DAC_CR_EN1_Pos (0U)
6156#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)
6157#define DAC_CR_EN1 DAC_CR_EN1_Msk
6158#define DAC_CR_TEN1_Pos (1U)
6159#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)
6160#define DAC_CR_TEN1 DAC_CR_TEN1_Msk
6162#define DAC_CR_TSEL1_Pos (2U)
6163#define DAC_CR_TSEL1_Msk (0xFUL << DAC_CR_TSEL1_Pos)
6164#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk
6165#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)
6166#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)
6167#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)
6168#define DAC_CR_TSEL1_3 (0x8UL << DAC_CR_TSEL1_Pos)
6171#define DAC_CR_WAVE1_Pos (6U)
6172#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)
6173#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk
6174#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)
6175#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)
6177#define DAC_CR_MAMP1_Pos (8U)
6178#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)
6179#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk
6180#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)
6181#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)
6182#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)
6183#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)
6185#define DAC_CR_DMAEN1_Pos (12U)
6186#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)
6187#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk
6188#define DAC_CR_DMAUDRIE1_Pos (13U)
6189#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)
6190#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk
6191#define DAC_CR_CEN1_Pos (14U)
6192#define DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos)
6193#define DAC_CR_CEN1 DAC_CR_CEN1_Msk
6195#define DAC_CR_EN2_Pos (16U)
6196#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)
6197#define DAC_CR_EN2 DAC_CR_EN2_Msk
6198#define DAC_CR_TEN2_Pos (17U)
6199#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)
6200#define DAC_CR_TEN2 DAC_CR_TEN2_Msk
6202#define DAC_CR_TSEL2_Pos (18U)
6203#define DAC_CR_TSEL2_Msk (0xFUL << DAC_CR_TSEL2_Pos)
6204#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk
6205#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)
6206#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)
6207#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)
6208#define DAC_CR_TSEL2_3 (0x8UL << DAC_CR_TSEL2_Pos)
6211#define DAC_CR_WAVE2_Pos (22U)
6212#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)
6213#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk
6214#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)
6215#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)
6217#define DAC_CR_MAMP2_Pos (24U)
6218#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)
6219#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk
6220#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)
6221#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)
6222#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)
6223#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)
6225#define DAC_CR_DMAEN2_Pos (28U)
6226#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)
6227#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk
6228#define DAC_CR_DMAUDRIE2_Pos (29U)
6229#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)
6230#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk
6231#define DAC_CR_CEN2_Pos (30U)
6232#define DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos)
6233#define DAC_CR_CEN2 DAC_CR_CEN2_Msk
6235/***************** Bit definition for DAC_SWTRIGR register ******************/
6236#define DAC_SWTRIGR_SWTRIG1_Pos (0U)
6237#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)
6238#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk
6239#define DAC_SWTRIGR_SWTRIG2_Pos (1U)
6240#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)
6241#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk
6243/***************** Bit definition for DAC_DHR12R1 register ******************/
6244#define DAC_DHR12R1_DACC1DHR_Pos (0U)
6245#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)
6246#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk
6248/***************** Bit definition for DAC_DHR12L1 register ******************/
6249#define DAC_DHR12L1_DACC1DHR_Pos (4U)
6250#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)
6251#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk
6253/****************** Bit definition for DAC_DHR8R1 register ******************/
6254#define DAC_DHR8R1_DACC1DHR_Pos (0U)
6255#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)
6256#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk
6258/***************** Bit definition for DAC_DHR12R2 register ******************/
6259#define DAC_DHR12R2_DACC2DHR_Pos (0U)
6260#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)
6261#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk
6263/***************** Bit definition for DAC_DHR12L2 register ******************/
6264#define DAC_DHR12L2_DACC2DHR_Pos (4U)
6265#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)
6266#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk
6268/****************** Bit definition for DAC_DHR8R2 register ******************/
6269#define DAC_DHR8R2_DACC2DHR_Pos (0U)
6270#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)
6271#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk
6273/***************** Bit definition for DAC_DHR12RD register ******************/
6274#define DAC_DHR12RD_DACC1DHR_Pos (0U)
6275#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)
6276#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk
6277#define DAC_DHR12RD_DACC2DHR_Pos (16U)
6278#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)
6279#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk
6281/***************** Bit definition for DAC_DHR12LD register ******************/
6282#define DAC_DHR12LD_DACC1DHR_Pos (4U)
6283#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)
6284#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk
6285#define DAC_DHR12LD_DACC2DHR_Pos (20U)
6286#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)
6287#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk
6289/****************** Bit definition for DAC_DHR8RD register ******************/
6290#define DAC_DHR8RD_DACC1DHR_Pos (0U)
6291#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)
6292#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk
6293#define DAC_DHR8RD_DACC2DHR_Pos (8U)
6294#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)
6295#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk
6297/******************* Bit definition for DAC_DOR1 register *******************/
6298#define DAC_DOR1_DACC1DOR_Pos (0U)
6299#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)
6300#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk
6302/******************* Bit definition for DAC_DOR2 register *******************/
6303#define DAC_DOR2_DACC2DOR_Pos (0U)
6304#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)
6305#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk
6307/******************** Bit definition for DAC_SR register ********************/
6308#define DAC_SR_DMAUDR1_Pos (13U)
6309#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)
6310#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk
6311#define DAC_SR_CAL_FLAG1_Pos (14U)
6312#define DAC_SR_CAL_FLAG1_Msk (0x1UL << DAC_SR_CAL_FLAG1_Pos)
6313#define DAC_SR_CAL_FLAG1 DAC_SR_CAL_FLAG1_Msk
6314#define DAC_SR_BWST1_Pos (15U)
6315#define DAC_SR_BWST1_Msk (0x4001UL << DAC_SR_BWST1_Pos)
6316#define DAC_SR_BWST1 DAC_SR_BWST1_Msk
6318#define DAC_SR_DMAUDR2_Pos (29U)
6319#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)
6320#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk
6321#define DAC_SR_CAL_FLAG2_Pos (30U)
6322#define DAC_SR_CAL_FLAG2_Msk (0x1UL << DAC_SR_CAL_FLAG2_Pos)
6323#define DAC_SR_CAL_FLAG2 DAC_SR_CAL_FLAG2_Msk
6324#define DAC_SR_BWST2_Pos (31U)
6325#define DAC_SR_BWST2_Msk (0x1UL << DAC_SR_BWST2_Pos)
6326#define DAC_SR_BWST2 DAC_SR_BWST2_Msk
6328/******************* Bit definition for DAC_CCR register ********************/
6329#define DAC_CCR_OTRIM1_Pos (0U)
6330#define DAC_CCR_OTRIM1_Msk (0x1FUL << DAC_CCR_OTRIM1_Pos)
6331#define DAC_CCR_OTRIM1 DAC_CCR_OTRIM1_Msk
6332#define DAC_CCR_OTRIM2_Pos (16U)
6333#define DAC_CCR_OTRIM2_Msk (0x1FUL << DAC_CCR_OTRIM2_Pos)
6334#define DAC_CCR_OTRIM2 DAC_CCR_OTRIM2_Msk
6336/******************* Bit definition for DAC_MCR register *******************/
6337#define DAC_MCR_MODE1_Pos (0U)
6338#define DAC_MCR_MODE1_Msk (0x7UL << DAC_MCR_MODE1_Pos)
6339#define DAC_MCR_MODE1 DAC_MCR_MODE1_Msk
6340#define DAC_MCR_MODE1_0 (0x1UL << DAC_MCR_MODE1_Pos)
6341#define DAC_MCR_MODE1_1 (0x2UL << DAC_MCR_MODE1_Pos)
6342#define DAC_MCR_MODE1_2 (0x4UL << DAC_MCR_MODE1_Pos)
6344#define DAC_MCR_MODE2_Pos (16U)
6345#define DAC_MCR_MODE2_Msk (0x7UL << DAC_MCR_MODE2_Pos)
6346#define DAC_MCR_MODE2 DAC_MCR_MODE2_Msk
6347#define DAC_MCR_MODE2_0 (0x1UL << DAC_MCR_MODE2_Pos)
6348#define DAC_MCR_MODE2_1 (0x2UL << DAC_MCR_MODE2_Pos)
6349#define DAC_MCR_MODE2_2 (0x4UL << DAC_MCR_MODE2_Pos)
6351/****************** Bit definition for DAC_SHSR1 register ******************/
6352#define DAC_SHSR1_TSAMPLE1_Pos (0U)
6353#define DAC_SHSR1_TSAMPLE1_Msk (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)
6354#define DAC_SHSR1_TSAMPLE1 DAC_SHSR1_TSAMPLE1_Msk
6356/****************** Bit definition for DAC_SHSR2 register ******************/
6357#define DAC_SHSR2_TSAMPLE2_Pos (0U)
6358#define DAC_SHSR2_TSAMPLE2_Msk (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)
6359#define DAC_SHSR2_TSAMPLE2 DAC_SHSR2_TSAMPLE2_Msk
6361/****************** Bit definition for DAC_SHHR register ******************/
6362#define DAC_SHHR_THOLD1_Pos (0U)
6363#define DAC_SHHR_THOLD1_Msk (0x3FFUL << DAC_SHHR_THOLD1_Pos)
6364#define DAC_SHHR_THOLD1 DAC_SHHR_THOLD1_Msk
6365#define DAC_SHHR_THOLD2_Pos (16U)
6366#define DAC_SHHR_THOLD2_Msk (0x3FFUL << DAC_SHHR_THOLD2_Pos)
6367#define DAC_SHHR_THOLD2 DAC_SHHR_THOLD2_Msk
6369/****************** Bit definition for DAC_SHRR register ******************/
6370#define DAC_SHRR_TREFRESH1_Pos (0U)
6371#define DAC_SHRR_TREFRESH1_Msk (0xFFUL << DAC_SHRR_TREFRESH1_Pos)
6372#define DAC_SHRR_TREFRESH1 DAC_SHRR_TREFRESH1_Msk
6373#define DAC_SHRR_TREFRESH2_Pos (16U)
6374#define DAC_SHRR_TREFRESH2_Msk (0xFFUL << DAC_SHRR_TREFRESH2_Pos)
6375#define DAC_SHRR_TREFRESH2 DAC_SHRR_TREFRESH2_Msk
6377/******************************************************************************/
6378/* */
6379/* DCMI */
6380/* */
6381/******************************************************************************/
6382/******************** Bits definition for DCMI_CR register ******************/
6383#define DCMI_CR_CAPTURE_Pos (0U)
6384#define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos)
6385#define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk
6386#define DCMI_CR_CM_Pos (1U)
6387#define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos)
6388#define DCMI_CR_CM DCMI_CR_CM_Msk
6389#define DCMI_CR_CROP_Pos (2U)
6390#define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos)
6391#define DCMI_CR_CROP DCMI_CR_CROP_Msk
6392#define DCMI_CR_JPEG_Pos (3U)
6393#define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos)
6394#define DCMI_CR_JPEG DCMI_CR_JPEG_Msk
6395#define DCMI_CR_ESS_Pos (4U)
6396#define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos)
6397#define DCMI_CR_ESS DCMI_CR_ESS_Msk
6398#define DCMI_CR_PCKPOL_Pos (5U)
6399#define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos)
6400#define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk
6401#define DCMI_CR_HSPOL_Pos (6U)
6402#define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos)
6403#define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk
6404#define DCMI_CR_VSPOL_Pos (7U)
6405#define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos)
6406#define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk
6407#define DCMI_CR_FCRC_0 (0x00000100U)
6408#define DCMI_CR_FCRC_1 (0x00000200U)
6409#define DCMI_CR_EDM_0 (0x00000400U)
6410#define DCMI_CR_EDM_1 (0x00000800U)
6411#define DCMI_CR_CRE_Pos (12U)
6412#define DCMI_CR_CRE_Msk (0x1UL << DCMI_CR_CRE_Pos)
6413#define DCMI_CR_CRE DCMI_CR_CRE_Msk
6414#define DCMI_CR_ENABLE_Pos (14U)
6415#define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos)
6416#define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk
6417#define DCMI_CR_BSM_Pos (16U)
6418#define DCMI_CR_BSM_Msk (0x3UL << DCMI_CR_BSM_Pos)
6419#define DCMI_CR_BSM DCMI_CR_BSM_Msk
6420#define DCMI_CR_BSM_0 (0x1UL << DCMI_CR_BSM_Pos)
6421#define DCMI_CR_BSM_1 (0x2UL << DCMI_CR_BSM_Pos)
6422#define DCMI_CR_OEBS_Pos (18U)
6423#define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos)
6424#define DCMI_CR_OEBS DCMI_CR_OEBS_Msk
6425#define DCMI_CR_LSM_Pos (19U)
6426#define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos)
6427#define DCMI_CR_LSM DCMI_CR_LSM_Msk
6428#define DCMI_CR_OELS_Pos (20U)
6429#define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos)
6430#define DCMI_CR_OELS DCMI_CR_OELS_Msk
6431
6432/******************** Bits definition for DCMI_SR register ******************/
6433#define DCMI_SR_HSYNC_Pos (0U)
6434#define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos)
6435#define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk
6436#define DCMI_SR_VSYNC_Pos (1U)
6437#define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos)
6438#define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk
6439#define DCMI_SR_FNE_Pos (2U)
6440#define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos)
6441#define DCMI_SR_FNE DCMI_SR_FNE_Msk
6442
6443/******************** Bits definition for DCMI_RIS register ****************/
6444#define DCMI_RIS_FRAME_RIS_Pos (0U)
6445#define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos)
6446#define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk
6447#define DCMI_RIS_OVR_RIS_Pos (1U)
6448#define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos)
6449#define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk
6450#define DCMI_RIS_ERR_RIS_Pos (2U)
6451#define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos)
6452#define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk
6453#define DCMI_RIS_VSYNC_RIS_Pos (3U)
6454#define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos)
6455#define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk
6456#define DCMI_RIS_LINE_RIS_Pos (4U)
6457#define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos)
6458#define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk
6459
6460/******************** Bits definition for DCMI_IER register *****************/
6461#define DCMI_IER_FRAME_IE_Pos (0U)
6462#define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos)
6463#define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk
6464#define DCMI_IER_OVR_IE_Pos (1U)
6465#define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos)
6466#define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk
6467#define DCMI_IER_ERR_IE_Pos (2U)
6468#define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos)
6469#define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk
6470#define DCMI_IER_VSYNC_IE_Pos (3U)
6471#define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos)
6472#define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk
6473#define DCMI_IER_LINE_IE_Pos (4U)
6474#define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos)
6475#define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk
6476
6477
6478/******************** Bits definition for DCMI_MIS register *****************/
6479#define DCMI_MIS_FRAME_MIS_Pos (0U)
6480#define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos)
6481#define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk
6482#define DCMI_MIS_OVR_MIS_Pos (1U)
6483#define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos)
6484#define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk
6485#define DCMI_MIS_ERR_MIS_Pos (2U)
6486#define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos)
6487#define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk
6488#define DCMI_MIS_VSYNC_MIS_Pos (3U)
6489#define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos)
6490#define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk
6491#define DCMI_MIS_LINE_MIS_Pos (4U)
6492#define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos)
6493#define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk
6494
6495
6496/******************** Bits definition for DCMI_ICR register *****************/
6497#define DCMI_ICR_FRAME_ISC_Pos (0U)
6498#define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos)
6499#define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk
6500#define DCMI_ICR_OVR_ISC_Pos (1U)
6501#define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos)
6502#define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk
6503#define DCMI_ICR_ERR_ISC_Pos (2U)
6504#define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos)
6505#define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk
6506#define DCMI_ICR_VSYNC_ISC_Pos (3U)
6507#define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos)
6508#define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk
6509#define DCMI_ICR_LINE_ISC_Pos (4U)
6510#define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos)
6511#define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk
6512
6513
6514/******************** Bits definition for DCMI_ESCR register ******************/
6515#define DCMI_ESCR_FSC_Pos (0U)
6516#define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos)
6517#define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk
6518#define DCMI_ESCR_LSC_Pos (8U)
6519#define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos)
6520#define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk
6521#define DCMI_ESCR_LEC_Pos (16U)
6522#define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos)
6523#define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk
6524#define DCMI_ESCR_FEC_Pos (24U)
6525#define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos)
6526#define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk
6527
6528/******************** Bits definition for DCMI_ESUR register ******************/
6529#define DCMI_ESUR_FSU_Pos (0U)
6530#define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos)
6531#define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk
6532#define DCMI_ESUR_LSU_Pos (8U)
6533#define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos)
6534#define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk
6535#define DCMI_ESUR_LEU_Pos (16U)
6536#define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos)
6537#define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk
6538#define DCMI_ESUR_FEU_Pos (24U)
6539#define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos)
6540#define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk
6541
6542/******************** Bits definition for DCMI_CWSTRT register ******************/
6543#define DCMI_CWSTRT_HOFFCNT_Pos (0U)
6544#define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos)
6545#define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk
6546#define DCMI_CWSTRT_VST_Pos (16U)
6547#define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos)
6548#define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk
6549
6550/******************** Bits definition for DCMI_CWSIZE register ******************/
6551#define DCMI_CWSIZE_CAPCNT_Pos (0U)
6552#define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos)
6553#define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk
6554#define DCMI_CWSIZE_VLINE_Pos (16U)
6555#define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos)
6556#define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk
6557
6558/******************** Bits definition for DCMI_DR register ******************/
6559#define DCMI_DR_BYTE0_Pos (0U)
6560#define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos)
6561#define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk
6562#define DCMI_DR_BYTE1_Pos (8U)
6563#define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos)
6564#define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk
6565#define DCMI_DR_BYTE2_Pos (16U)
6566#define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos)
6567#define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk
6568#define DCMI_DR_BYTE3_Pos (24U)
6569#define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos)
6570#define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk
6571
6572/******************************************************************************/
6573/* */
6574/* Digital Filter for Sigma Delta Modulators */
6575/* */
6576/******************************************************************************/
6577
6578/**************** DFSDM channel configuration registers ********************/
6579
6580/*************** Bit definition for DFSDM_CHCFGR1 register ******************/
6581#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)
6582#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)
6583#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk
6584#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)
6585#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)
6586#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk
6587#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)
6588#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)
6589#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk
6590#define DFSDM_CHCFGR1_DATPACK_Pos (14U)
6591#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)
6592#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk
6593#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)
6594#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)
6595#define DFSDM_CHCFGR1_DATMPX_Pos (12U)
6596#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)
6597#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk
6598#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)
6599#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)
6600#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)
6601#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)
6602#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk
6603#define DFSDM_CHCFGR1_CHEN_Pos (7U)
6604#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)
6605#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk
6606#define DFSDM_CHCFGR1_CKABEN_Pos (6U)
6607#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)
6608#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk
6609#define DFSDM_CHCFGR1_SCDEN_Pos (5U)
6610#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)
6611#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk
6612#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)
6613#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6614#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk
6615#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6616#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)
6617#define DFSDM_CHCFGR1_SITP_Pos (0U)
6618#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)
6619#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk
6620#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)
6621#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)
6623/*************** Bit definition for DFSDM_CHCFGR2 register ******************/
6624#define DFSDM_CHCFGR2_OFFSET_Pos (8U)
6625#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)
6626#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk
6627#define DFSDM_CHCFGR2_DTRBS_Pos (3U)
6628#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)
6629#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk
6631/****************** Bit definition for DFSDM_CHAWSCDR register *****************/
6632#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)
6633#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6634#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk
6635#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6636#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)
6637#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)
6638#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)
6639#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk
6640#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)
6641#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)
6642#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk
6643#define DFSDM_CHAWSCDR_SCDT_Pos (0U)
6644#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)
6645#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk
6647/**************** Bit definition for DFSDM_CHWDATR register *******************/
6648#define DFSDM_CHWDATR_WDATA_Pos (0U)
6649#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)
6650#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk
6652/**************** Bit definition for DFSDM_CHDATINR register *****************/
6653#define DFSDM_CHDATINR_INDAT0_Pos (0U)
6654#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)
6655#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk
6656#define DFSDM_CHDATINR_INDAT1_Pos (16U)
6657#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)
6658#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk
6660/************************ DFSDM module registers ****************************/
6661
6662/******************** Bit definition for DFSDM_FLTCR1 register *******************/
6663#define DFSDM_FLTCR1_AWFSEL_Pos (30U)
6664#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)
6665#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk
6666#define DFSDM_FLTCR1_FAST_Pos (29U)
6667#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)
6668#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk
6669#define DFSDM_FLTCR1_RCH_Pos (24U)
6670#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)
6671#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk
6672#define DFSDM_FLTCR1_RDMAEN_Pos (21U)
6673#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)
6674#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk
6675#define DFSDM_FLTCR1_RSYNC_Pos (19U)
6676#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)
6677#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk
6678#define DFSDM_FLTCR1_RCONT_Pos (18U)
6679#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)
6680#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk
6681#define DFSDM_FLTCR1_RSWSTART_Pos (17U)
6682#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)
6683#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk
6684#define DFSDM_FLTCR1_JEXTEN_Pos (13U)
6685#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)
6686#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk
6687#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)
6688#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)
6689#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)
6690#define DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)
6691#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk
6692#define DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6693#define DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6694#define DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6695#define DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6696#define DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)
6698#define DFSDM_FLTCR1_JDMAEN_Pos (5U)
6699#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)
6700#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk
6701#define DFSDM_FLTCR1_JSCAN_Pos (4U)
6702#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)
6703#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk
6704#define DFSDM_FLTCR1_JSYNC_Pos (3U)
6705#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)
6706#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk
6707#define DFSDM_FLTCR1_JSWSTART_Pos (1U)
6708#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)
6709#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk
6710#define DFSDM_FLTCR1_DFEN_Pos (0U)
6711#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)
6712#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk
6714/******************** Bit definition for DFSDM_FLTCR2 register *******************/
6715#define DFSDM_FLTCR2_AWDCH_Pos (16U)
6716#define DFSDM_FLTCR2_AWDCH_Msk (0xFFUL << DFSDM_FLTCR2_AWDCH_Pos)
6717#define DFSDM_FLTCR2_AWDCH DFSDM_FLTCR2_AWDCH_Msk
6718#define DFSDM_FLTCR2_EXCH_Pos (8U)
6719#define DFSDM_FLTCR2_EXCH_Msk (0xFFUL << DFSDM_FLTCR2_EXCH_Pos)
6720#define DFSDM_FLTCR2_EXCH DFSDM_FLTCR2_EXCH_Msk
6721#define DFSDM_FLTCR2_CKABIE_Pos (6U)
6722#define DFSDM_FLTCR2_CKABIE_Msk (0x1UL << DFSDM_FLTCR2_CKABIE_Pos)
6723#define DFSDM_FLTCR2_CKABIE DFSDM_FLTCR2_CKABIE_Msk
6724#define DFSDM_FLTCR2_SCDIE_Pos (5U)
6725#define DFSDM_FLTCR2_SCDIE_Msk (0x1UL << DFSDM_FLTCR2_SCDIE_Pos)
6726#define DFSDM_FLTCR2_SCDIE DFSDM_FLTCR2_SCDIE_Msk
6727#define DFSDM_FLTCR2_AWDIE_Pos (4U)
6728#define DFSDM_FLTCR2_AWDIE_Msk (0x1UL << DFSDM_FLTCR2_AWDIE_Pos)
6729#define DFSDM_FLTCR2_AWDIE DFSDM_FLTCR2_AWDIE_Msk
6730#define DFSDM_FLTCR2_ROVRIE_Pos (3U)
6731#define DFSDM_FLTCR2_ROVRIE_Msk (0x1UL << DFSDM_FLTCR2_ROVRIE_Pos)
6732#define DFSDM_FLTCR2_ROVRIE DFSDM_FLTCR2_ROVRIE_Msk
6733#define DFSDM_FLTCR2_JOVRIE_Pos (2U)
6734#define DFSDM_FLTCR2_JOVRIE_Msk (0x1UL << DFSDM_FLTCR2_JOVRIE_Pos)
6735#define DFSDM_FLTCR2_JOVRIE DFSDM_FLTCR2_JOVRIE_Msk
6736#define DFSDM_FLTCR2_REOCIE_Pos (1U)
6737#define DFSDM_FLTCR2_REOCIE_Msk (0x1UL << DFSDM_FLTCR2_REOCIE_Pos)
6738#define DFSDM_FLTCR2_REOCIE DFSDM_FLTCR2_REOCIE_Msk
6739#define DFSDM_FLTCR2_JEOCIE_Pos (0U)
6740#define DFSDM_FLTCR2_JEOCIE_Msk (0x1UL << DFSDM_FLTCR2_JEOCIE_Pos)
6741#define DFSDM_FLTCR2_JEOCIE DFSDM_FLTCR2_JEOCIE_Msk
6743/******************** Bit definition for DFSDM_FLTISR register *******************/
6744#define DFSDM_FLTISR_SCDF_Pos (24U)
6745#define DFSDM_FLTISR_SCDF_Msk (0xFFUL << DFSDM_FLTISR_SCDF_Pos)
6746#define DFSDM_FLTISR_SCDF DFSDM_FLTISR_SCDF_Msk
6747#define DFSDM_FLTISR_CKABF_Pos (16U)
6748#define DFSDM_FLTISR_CKABF_Msk (0xFFUL << DFSDM_FLTISR_CKABF_Pos)
6749#define DFSDM_FLTISR_CKABF DFSDM_FLTISR_CKABF_Msk
6750#define DFSDM_FLTISR_RCIP_Pos (14U)
6751#define DFSDM_FLTISR_RCIP_Msk (0x1UL << DFSDM_FLTISR_RCIP_Pos)
6752#define DFSDM_FLTISR_RCIP DFSDM_FLTISR_RCIP_Msk
6753#define DFSDM_FLTISR_JCIP_Pos (13U)
6754#define DFSDM_FLTISR_JCIP_Msk (0x1UL << DFSDM_FLTISR_JCIP_Pos)
6755#define DFSDM_FLTISR_JCIP DFSDM_FLTISR_JCIP_Msk
6756#define DFSDM_FLTISR_AWDF_Pos (4U)
6757#define DFSDM_FLTISR_AWDF_Msk (0x1UL << DFSDM_FLTISR_AWDF_Pos)
6758#define DFSDM_FLTISR_AWDF DFSDM_FLTISR_AWDF_Msk
6759#define DFSDM_FLTISR_ROVRF_Pos (3U)
6760#define DFSDM_FLTISR_ROVRF_Msk (0x1UL << DFSDM_FLTISR_ROVRF_Pos)
6761#define DFSDM_FLTISR_ROVRF DFSDM_FLTISR_ROVRF_Msk
6762#define DFSDM_FLTISR_JOVRF_Pos (2U)
6763#define DFSDM_FLTISR_JOVRF_Msk (0x1UL << DFSDM_FLTISR_JOVRF_Pos)
6764#define DFSDM_FLTISR_JOVRF DFSDM_FLTISR_JOVRF_Msk
6765#define DFSDM_FLTISR_REOCF_Pos (1U)
6766#define DFSDM_FLTISR_REOCF_Msk (0x1UL << DFSDM_FLTISR_REOCF_Pos)
6767#define DFSDM_FLTISR_REOCF DFSDM_FLTISR_REOCF_Msk
6768#define DFSDM_FLTISR_JEOCF_Pos (0U)
6769#define DFSDM_FLTISR_JEOCF_Msk (0x1UL << DFSDM_FLTISR_JEOCF_Pos)
6770#define DFSDM_FLTISR_JEOCF DFSDM_FLTISR_JEOCF_Msk
6772/******************** Bit definition for DFSDM_FLTICR register *******************/
6773#define DFSDM_FLTICR_CLRSCDF_Pos (24U)
6774#define DFSDM_FLTICR_CLRSCDF_Msk (0xFFUL << DFSDM_FLTICR_CLRSCDF_Pos)
6775#define DFSDM_FLTICR_CLRSCDF DFSDM_FLTICR_CLRSCDF_Msk
6776#define DFSDM_FLTICR_CLRCKABF_Pos (16U)
6777#define DFSDM_FLTICR_CLRCKABF_Msk (0xFFUL << DFSDM_FLTICR_CLRCKABF_Pos)
6778#define DFSDM_FLTICR_CLRCKABF DFSDM_FLTICR_CLRCKABF_Msk
6779#define DFSDM_FLTICR_CLRROVRF_Pos (3U)
6780#define DFSDM_FLTICR_CLRROVRF_Msk (0x1UL << DFSDM_FLTICR_CLRROVRF_Pos)
6781#define DFSDM_FLTICR_CLRROVRF DFSDM_FLTICR_CLRROVRF_Msk
6782#define DFSDM_FLTICR_CLRJOVRF_Pos (2U)
6783#define DFSDM_FLTICR_CLRJOVRF_Msk (0x1UL << DFSDM_FLTICR_CLRJOVRF_Pos)
6784#define DFSDM_FLTICR_CLRJOVRF DFSDM_FLTICR_CLRJOVRF_Msk
6786/******************* Bit definition for DFSDM_FLTJCHGR register ******************/
6787#define DFSDM_FLTJCHGR_JCHG_Pos (0U)
6788#define DFSDM_FLTJCHGR_JCHG_Msk (0xFFUL << DFSDM_FLTJCHGR_JCHG_Pos)
6789#define DFSDM_FLTJCHGR_JCHG DFSDM_FLTJCHGR_JCHG_Msk
6791/******************** Bit definition for DFSDM_FLTFCR register *******************/
6792#define DFSDM_FLTFCR_FORD_Pos (29U)
6793#define DFSDM_FLTFCR_FORD_Msk (0x7UL << DFSDM_FLTFCR_FORD_Pos)
6794#define DFSDM_FLTFCR_FORD DFSDM_FLTFCR_FORD_Msk
6795#define DFSDM_FLTFCR_FORD_2 (0x4UL << DFSDM_FLTFCR_FORD_Pos)
6796#define DFSDM_FLTFCR_FORD_1 (0x2UL << DFSDM_FLTFCR_FORD_Pos)
6797#define DFSDM_FLTFCR_FORD_0 (0x1UL << DFSDM_FLTFCR_FORD_Pos)
6798#define DFSDM_FLTFCR_FOSR_Pos (16U)
6799#define DFSDM_FLTFCR_FOSR_Msk (0x3FFUL << DFSDM_FLTFCR_FOSR_Pos)
6800#define DFSDM_FLTFCR_FOSR DFSDM_FLTFCR_FOSR_Msk
6801#define DFSDM_FLTFCR_IOSR_Pos (0U)
6802#define DFSDM_FLTFCR_IOSR_Msk (0xFFUL << DFSDM_FLTFCR_IOSR_Pos)
6803#define DFSDM_FLTFCR_IOSR DFSDM_FLTFCR_IOSR_Msk
6805/****************** Bit definition for DFSDM_FLTJDATAR register *****************/
6806#define DFSDM_FLTJDATAR_JDATA_Pos (8U)
6807#define DFSDM_FLTJDATAR_JDATA_Msk (0xFFFFFFUL << DFSDM_FLTJDATAR_JDATA_Pos)
6808#define DFSDM_FLTJDATAR_JDATA DFSDM_FLTJDATAR_JDATA_Msk
6809#define DFSDM_FLTJDATAR_JDATACH_Pos (0U)
6810#define DFSDM_FLTJDATAR_JDATACH_Msk (0x7UL << DFSDM_FLTJDATAR_JDATACH_Pos)
6811#define DFSDM_FLTJDATAR_JDATACH DFSDM_FLTJDATAR_JDATACH_Msk
6813/****************** Bit definition for DFSDM_FLTRDATAR register *****************/
6814#define DFSDM_FLTRDATAR_RDATA_Pos (8U)
6815#define DFSDM_FLTRDATAR_RDATA_Msk (0xFFFFFFUL << DFSDM_FLTRDATAR_RDATA_Pos)
6816#define DFSDM_FLTRDATAR_RDATA DFSDM_FLTRDATAR_RDATA_Msk
6817#define DFSDM_FLTRDATAR_RPEND_Pos (4U)
6818#define DFSDM_FLTRDATAR_RPEND_Msk (0x1UL << DFSDM_FLTRDATAR_RPEND_Pos)
6819#define DFSDM_FLTRDATAR_RPEND DFSDM_FLTRDATAR_RPEND_Msk
6820#define DFSDM_FLTRDATAR_RDATACH_Pos (0U)
6821#define DFSDM_FLTRDATAR_RDATACH_Msk (0x7UL << DFSDM_FLTRDATAR_RDATACH_Pos)
6822#define DFSDM_FLTRDATAR_RDATACH DFSDM_FLTRDATAR_RDATACH_Msk
6824/****************** Bit definition for DFSDM_FLTAWHTR register ******************/
6825#define DFSDM_FLTAWHTR_AWHT_Pos (8U)
6826#define DFSDM_FLTAWHTR_AWHT_Msk (0xFFFFFFUL << DFSDM_FLTAWHTR_AWHT_Pos)
6827#define DFSDM_FLTAWHTR_AWHT DFSDM_FLTAWHTR_AWHT_Msk
6828#define DFSDM_FLTAWHTR_BKAWH_Pos (0U)
6829#define DFSDM_FLTAWHTR_BKAWH_Msk (0xFUL << DFSDM_FLTAWHTR_BKAWH_Pos)
6830#define DFSDM_FLTAWHTR_BKAWH DFSDM_FLTAWHTR_BKAWH_Msk
6832/****************** Bit definition for DFSDM_FLTAWLTR register ******************/
6833#define DFSDM_FLTAWLTR_AWLT_Pos (8U)
6834#define DFSDM_FLTAWLTR_AWLT_Msk (0xFFFFFFUL << DFSDM_FLTAWLTR_AWLT_Pos)
6835#define DFSDM_FLTAWLTR_AWLT DFSDM_FLTAWLTR_AWLT_Msk
6836#define DFSDM_FLTAWLTR_BKAWL_Pos (0U)
6837#define DFSDM_FLTAWLTR_BKAWL_Msk (0xFUL << DFSDM_FLTAWLTR_BKAWL_Pos)
6838#define DFSDM_FLTAWLTR_BKAWL DFSDM_FLTAWLTR_BKAWL_Msk
6840/****************** Bit definition for DFSDM_FLTAWSR register ******************/
6841#define DFSDM_FLTAWSR_AWHTF_Pos (8U)
6842#define DFSDM_FLTAWSR_AWHTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWHTF_Pos)
6843#define DFSDM_FLTAWSR_AWHTF DFSDM_FLTAWSR_AWHTF_Msk
6844#define DFSDM_FLTAWSR_AWLTF_Pos (0U)
6845#define DFSDM_FLTAWSR_AWLTF_Msk (0xFFUL << DFSDM_FLTAWSR_AWLTF_Pos)
6846#define DFSDM_FLTAWSR_AWLTF DFSDM_FLTAWSR_AWLTF_Msk
6848/****************** Bit definition for DFSDM_FLTAWCFR) register *****************/
6849#define DFSDM_FLTAWCFR_CLRAWHTF_Pos (8U)
6850#define DFSDM_FLTAWCFR_CLRAWHTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWHTF_Pos)
6851#define DFSDM_FLTAWCFR_CLRAWHTF DFSDM_FLTAWCFR_CLRAWHTF_Msk
6852#define DFSDM_FLTAWCFR_CLRAWLTF_Pos (0U)
6853#define DFSDM_FLTAWCFR_CLRAWLTF_Msk (0xFFUL << DFSDM_FLTAWCFR_CLRAWLTF_Pos)
6854#define DFSDM_FLTAWCFR_CLRAWLTF DFSDM_FLTAWCFR_CLRAWLTF_Msk
6856/****************** Bit definition for DFSDM_FLTEXMAX register ******************/
6857#define DFSDM_FLTEXMAX_EXMAX_Pos (8U)
6858#define DFSDM_FLTEXMAX_EXMAX_Msk (0xFFFFFFUL << DFSDM_FLTEXMAX_EXMAX_Pos)
6859#define DFSDM_FLTEXMAX_EXMAX DFSDM_FLTEXMAX_EXMAX_Msk
6860#define DFSDM_FLTEXMAX_EXMAXCH_Pos (0U)
6861#define DFSDM_FLTEXMAX_EXMAXCH_Msk (0x7UL << DFSDM_FLTEXMAX_EXMAXCH_Pos)
6862#define DFSDM_FLTEXMAX_EXMAXCH DFSDM_FLTEXMAX_EXMAXCH_Msk
6864/****************** Bit definition for DFSDM_FLTEXMIN register ******************/
6865#define DFSDM_FLTEXMIN_EXMIN_Pos (8U)
6866#define DFSDM_FLTEXMIN_EXMIN_Msk (0xFFFFFFUL << DFSDM_FLTEXMIN_EXMIN_Pos)
6867#define DFSDM_FLTEXMIN_EXMIN DFSDM_FLTEXMIN_EXMIN_Msk
6868#define DFSDM_FLTEXMIN_EXMINCH_Pos (0U)
6869#define DFSDM_FLTEXMIN_EXMINCH_Msk (0x7UL << DFSDM_FLTEXMIN_EXMINCH_Pos)
6870#define DFSDM_FLTEXMIN_EXMINCH DFSDM_FLTEXMIN_EXMINCH_Msk
6872/****************** Bit definition for DFSDM_FLTCNVTIMR register ******************/
6873#define DFSDM_FLTCNVTIMR_CNVCNT_Pos (4U)
6874#define DFSDM_FLTCNVTIMR_CNVCNT_Msk (0xFFFFFFFUL << DFSDM_FLTCNVTIMR_CNVCNT_Pos)
6875#define DFSDM_FLTCNVTIMR_CNVCNT DFSDM_FLTCNVTIMR_CNVCNT_Msk
6877/******************************************************************************/
6878/* */
6879/* BDMA Controller */
6880/* */
6881/******************************************************************************/
6882
6883/******************* Bit definition for BDMA_ISR register ********************/
6884#define BDMA_ISR_GIF0_Pos (0U)
6885#define BDMA_ISR_GIF0_Msk (0x1UL << BDMA_ISR_GIF0_Pos)
6886#define BDMA_ISR_GIF0 BDMA_ISR_GIF0_Msk
6887#define BDMA_ISR_TCIF0_Pos (1U)
6888#define BDMA_ISR_TCIF0_Msk (0x1UL << BDMA_ISR_TCIF0_Pos)
6889#define BDMA_ISR_TCIF0 BDMA_ISR_TCIF0_Msk
6890#define BDMA_ISR_HTIF0_Pos (2U)
6891#define BDMA_ISR_HTIF0_Msk (0x1UL << BDMA_ISR_HTIF0_Pos)
6892#define BDMA_ISR_HTIF0 BDMA_ISR_HTIF0_Msk
6893#define BDMA_ISR_TEIF0_Pos (3U)
6894#define BDMA_ISR_TEIF0_Msk (0x1UL << BDMA_ISR_TEIF0_Pos)
6895#define BDMA_ISR_TEIF0 BDMA_ISR_TEIF0_Msk
6896#define BDMA_ISR_GIF1_Pos (4U)
6897#define BDMA_ISR_GIF1_Msk (0x1UL << BDMA_ISR_GIF1_Pos)
6898#define BDMA_ISR_GIF1 BDMA_ISR_GIF1_Msk
6899#define BDMA_ISR_TCIF1_Pos (5U)
6900#define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos)
6901#define BDMA_ISR_TCIF1 BDMA_ISR_TCIF1_Msk
6902#define BDMA_ISR_HTIF1_Pos (6U)
6903#define BDMA_ISR_HTIF1_Msk (0x1UL << BDMA_ISR_HTIF1_Pos)
6904#define BDMA_ISR_HTIF1 BDMA_ISR_HTIF1_Msk
6905#define BDMA_ISR_TEIF1_Pos (7U)
6906#define BDMA_ISR_TEIF1_Msk (0x1UL << BDMA_ISR_TEIF1_Pos)
6907#define BDMA_ISR_TEIF1 BDMA_ISR_TEIF1_Msk
6908#define BDMA_ISR_GIF2_Pos (8U)
6909#define BDMA_ISR_GIF2_Msk (0x1UL << BDMA_ISR_GIF2_Pos)
6910#define BDMA_ISR_GIF2 BDMA_ISR_GIF2_Msk
6911#define BDMA_ISR_TCIF2_Pos (9U)
6912#define BDMA_ISR_TCIF2_Msk (0x1UL << BDMA_ISR_TCIF2_Pos)
6913#define BDMA_ISR_TCIF2 BDMA_ISR_TCIF2_Msk
6914#define BDMA_ISR_HTIF2_Pos (10U)
6915#define BDMA_ISR_HTIF2_Msk (0x1UL << BDMA_ISR_HTIF2_Pos)
6916#define BDMA_ISR_HTIF2 BDMA_ISR_HTIF2_Msk
6917#define BDMA_ISR_TEIF2_Pos (11U)
6918#define BDMA_ISR_TEIF2_Msk (0x1UL << BDMA_ISR_TEIF2_Pos)
6919#define BDMA_ISR_TEIF2 BDMA_ISR_TEIF2_Msk
6920#define BDMA_ISR_GIF3_Pos (12U)
6921#define BDMA_ISR_GIF3_Msk (0x1UL << BDMA_ISR_GIF3_Pos)
6922#define BDMA_ISR_GIF3 BDMA_ISR_GIF3_Msk
6923#define BDMA_ISR_TCIF3_Pos (13U)
6924#define BDMA_ISR_TCIF3_Msk (0x1UL << BDMA_ISR_TCIF3_Pos)
6925#define BDMA_ISR_TCIF3 BDMA_ISR_TCIF3_Msk
6926#define BDMA_ISR_HTIF3_Pos (14U)
6927#define BDMA_ISR_HTIF3_Msk (0x1UL << BDMA_ISR_HTIF3_Pos)
6928#define BDMA_ISR_HTIF3 BDMA_ISR_HTIF3_Msk
6929#define BDMA_ISR_TEIF3_Pos (15U)
6930#define BDMA_ISR_TEIF3_Msk (0x1UL << BDMA_ISR_TEIF3_Pos)
6931#define BDMA_ISR_TEIF3 BDMA_ISR_TEIF3_Msk
6932#define BDMA_ISR_GIF4_Pos (16U)
6933#define BDMA_ISR_GIF4_Msk (0x1UL << BDMA_ISR_GIF4_Pos)
6934#define BDMA_ISR_GIF4 BDMA_ISR_GIF4_Msk
6935#define BDMA_ISR_TCIF4_Pos (17U)
6936#define BDMA_ISR_TCIF4_Msk (0x1UL << BDMA_ISR_TCIF4_Pos)
6937#define BDMA_ISR_TCIF4 BDMA_ISR_TCIF4_Msk
6938#define BDMA_ISR_HTIF4_Pos (18U)
6939#define BDMA_ISR_HTIF4_Msk (0x1UL << BDMA_ISR_HTIF4_Pos)
6940#define BDMA_ISR_HTIF4 BDMA_ISR_HTIF4_Msk
6941#define BDMA_ISR_TEIF4_Pos (19U)
6942#define BDMA_ISR_TEIF4_Msk (0x1UL << BDMA_ISR_TEIF4_Pos)
6943#define BDMA_ISR_TEIF4 BDMA_ISR_TEIF4_Msk
6944#define BDMA_ISR_GIF5_Pos (20U)
6945#define BDMA_ISR_GIF5_Msk (0x1UL << BDMA_ISR_GIF5_Pos)
6946#define BDMA_ISR_GIF5 BDMA_ISR_GIF5_Msk
6947#define BDMA_ISR_TCIF5_Pos (21U)
6948#define BDMA_ISR_TCIF5_Msk (0x1UL << BDMA_ISR_TCIF5_Pos)
6949#define BDMA_ISR_TCIF5 BDMA_ISR_TCIF5_Msk
6950#define BDMA_ISR_HTIF5_Pos (22U)
6951#define BDMA_ISR_HTIF5_Msk (0x1UL << BDMA_ISR_HTIF5_Pos)
6952#define BDMA_ISR_HTIF5 BDMA_ISR_HTIF5_Msk
6953#define BDMA_ISR_TEIF5_Pos (23U)
6954#define BDMA_ISR_TEIF5_Msk (0x1UL << BDMA_ISR_TEIF5_Pos)
6955#define BDMA_ISR_TEIF5 BDMA_ISR_TEIF5_Msk
6956#define BDMA_ISR_GIF6_Pos (24U)
6957#define BDMA_ISR_GIF6_Msk (0x1UL << BDMA_ISR_GIF6_Pos)
6958#define BDMA_ISR_GIF6 BDMA_ISR_GIF6_Msk
6959#define BDMA_ISR_TCIF6_Pos (25U)
6960#define BDMA_ISR_TCIF6_Msk (0x1UL << BDMA_ISR_TCIF6_Pos)
6961#define BDMA_ISR_TCIF6 BDMA_ISR_TCIF6_Msk
6962#define BDMA_ISR_HTIF6_Pos (26U)
6963#define BDMA_ISR_HTIF6_Msk (0x1UL << BDMA_ISR_HTIF6_Pos)
6964#define BDMA_ISR_HTIF6 BDMA_ISR_HTIF6_Msk
6965#define BDMA_ISR_TEIF6_Pos (27U)
6966#define BDMA_ISR_TEIF6_Msk (0x1UL << BDMA_ISR_TEIF6_Pos)
6967#define BDMA_ISR_TEIF6 BDMA_ISR_TEIF6_Msk
6968#define BDMA_ISR_GIF7_Pos (28U)
6969#define BDMA_ISR_GIF7_Msk (0x1UL << BDMA_ISR_GIF7_Pos)
6970#define BDMA_ISR_GIF7 BDMA_ISR_GIF7_Msk
6971#define BDMA_ISR_TCIF7_Pos (29U)
6972#define BDMA_ISR_TCIF7_Msk (0x1UL << BDMA_ISR_TCIF7_Pos)
6973#define BDMA_ISR_TCIF7 BDMA_ISR_TCIF7_Msk
6974#define BDMA_ISR_HTIF7_Pos (30U)
6975#define BDMA_ISR_HTIF7_Msk (0x1UL << BDMA_ISR_HTIF7_Pos)
6976#define BDMA_ISR_HTIF7 BDMA_ISR_HTIF7_Msk
6977#define BDMA_ISR_TEIF7_Pos (31U)
6978#define BDMA_ISR_TEIF7_Msk (0x1UL << BDMA_ISR_TEIF7_Pos)
6979#define BDMA_ISR_TEIF7 BDMA_ISR_TEIF7_Msk
6981/******************* Bit definition for BDMA_IFCR register *******************/
6982#define BDMA_IFCR_CGIF0_Pos (0U)
6983#define BDMA_IFCR_CGIF0_Msk (0x1UL << BDMA_IFCR_CGIF0_Pos)
6984#define BDMA_IFCR_CGIF0 BDMA_IFCR_CGIF0_Msk
6985#define BDMA_IFCR_CTCIF0_Pos (1U)
6986#define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos)
6987#define BDMA_IFCR_CTCIF0 BDMA_IFCR_CTCIF0_Msk
6988#define BDMA_IFCR_CHTIF0_Pos (2U)
6989#define BDMA_IFCR_CHTIF0_Msk (0x1UL << BDMA_IFCR_CHTIF0_Pos)
6990#define BDMA_IFCR_CHTIF0 BDMA_IFCR_CHTIF0_Msk
6991#define BDMA_IFCR_CTEIF0_Pos (3U)
6992#define BDMA_IFCR_CTEIF0_Msk (0x1UL << BDMA_IFCR_CTEIF0_Pos)
6993#define BDMA_IFCR_CTEIF0 BDMA_IFCR_CTEIF0_Msk
6994#define BDMA_IFCR_CGIF1_Pos (4U)
6995#define BDMA_IFCR_CGIF1_Msk (0x1UL << BDMA_IFCR_CGIF1_Pos)
6996#define BDMA_IFCR_CGIF1 BDMA_IFCR_CGIF1_Msk
6997#define BDMA_IFCR_CTCIF1_Pos (5U)
6998#define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos)
6999#define BDMA_IFCR_CTCIF1 BDMA_IFCR_CTCIF1_Msk
7000#define BDMA_IFCR_CHTIF1_Pos (6U)
7001#define BDMA_IFCR_CHTIF1_Msk (0x1UL << BDMA_IFCR_CHTIF1_Pos)
7002#define BDMA_IFCR_CHTIF1 BDMA_IFCR_CHTIF1_Msk
7003#define BDMA_IFCR_CTEIF1_Pos (7U)
7004#define BDMA_IFCR_CTEIF1_Msk (0x1UL << BDMA_IFCR_CTEIF1_Pos)
7005#define BDMA_IFCR_CTEIF1 BDMA_IFCR_CTEIF1_Msk
7006#define BDMA_IFCR_CGIF2_Pos (8U)
7007#define BDMA_IFCR_CGIF2_Msk (0x1UL << BDMA_IFCR_CGIF2_Pos)
7008#define BDMA_IFCR_CGIF2 BDMA_IFCR_CGIF2_Msk
7009#define BDMA_IFCR_CTCIF2_Pos (9U)
7010#define BDMA_IFCR_CTCIF2_Msk (0x1UL << BDMA_IFCR_CTCIF2_Pos)
7011#define BDMA_IFCR_CTCIF2 BDMA_IFCR_CTCIF2_Msk
7012#define BDMA_IFCR_CHTIF2_Pos (10U)
7013#define BDMA_IFCR_CHTIF2_Msk (0x1UL << BDMA_IFCR_CHTIF2_Pos)
7014#define BDMA_IFCR_CHTIF2 BDMA_IFCR_CHTIF2_Msk
7015#define BDMA_IFCR_CTEIF2_Pos (11U)
7016#define BDMA_IFCR_CTEIF2_Msk (0x1UL << BDMA_IFCR_CTEIF2_Pos)
7017#define BDMA_IFCR_CTEIF2 BDMA_IFCR_CTEIF2_Msk
7018#define BDMA_IFCR_CGIF3_Pos (12U)
7019#define BDMA_IFCR_CGIF3_Msk (0x1UL << BDMA_IFCR_CGIF3_Pos)
7020#define BDMA_IFCR_CGIF3 BDMA_IFCR_CGIF3_Msk
7021#define BDMA_IFCR_CTCIF3_Pos (13U)
7022#define BDMA_IFCR_CTCIF3_Msk (0x1UL << BDMA_IFCR_CTCIF3_Pos)
7023#define BDMA_IFCR_CTCIF3 BDMA_IFCR_CTCIF3_Msk
7024#define BDMA_IFCR_CHTIF3_Pos (14U)
7025#define BDMA_IFCR_CHTIF3_Msk (0x1UL << BDMA_IFCR_CHTIF3_Pos)
7026#define BDMA_IFCR_CHTIF3 BDMA_IFCR_CHTIF3_Msk
7027#define BDMA_IFCR_CTEIF3_Pos (15U)
7028#define BDMA_IFCR_CTEIF3_Msk (0x1UL << BDMA_IFCR_CTEIF3_Pos)
7029#define BDMA_IFCR_CTEIF3 BDMA_IFCR_CTEIF3_Msk
7030#define BDMA_IFCR_CGIF4_Pos (16U)
7031#define BDMA_IFCR_CGIF4_Msk (0x1UL << BDMA_IFCR_CGIF4_Pos)
7032#define BDMA_IFCR_CGIF4 BDMA_IFCR_CGIF4_Msk
7033#define BDMA_IFCR_CTCIF4_Pos (17U)
7034#define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos)
7035#define BDMA_IFCR_CTCIF4 BDMA_IFCR_CTCIF4_Msk
7036#define BDMA_IFCR_CHTIF4_Pos (18U)
7037#define BDMA_IFCR_CHTIF4_Msk (0x1UL << BDMA_IFCR_CHTIF4_Pos)
7038#define BDMA_IFCR_CHTIF4 BDMA_IFCR_CHTIF4_Msk
7039#define BDMA_IFCR_CTEIF4_Pos (19U)
7040#define BDMA_IFCR_CTEIF4_Msk (0x1UL << BDMA_IFCR_CTEIF4_Pos)
7041#define BDMA_IFCR_CTEIF4 BDMA_IFCR_CTEIF4_Msk
7042#define BDMA_IFCR_CGIF5_Pos (20U)
7043#define BDMA_IFCR_CGIF5_Msk (0x1UL << BDMA_IFCR_CGIF5_Pos)
7044#define BDMA_IFCR_CGIF5 BDMA_IFCR_CGIF5_Msk
7045#define BDMA_IFCR_CTCIF5_Pos (21U)
7046#define BDMA_IFCR_CTCIF5_Msk (0x1UL << BDMA_IFCR_CTCIF5_Pos)
7047#define BDMA_IFCR_CTCIF5 BDMA_IFCR_CTCIF5_Msk
7048#define BDMA_IFCR_CHTIF5_Pos (22U)
7049#define BDMA_IFCR_CHTIF5_Msk (0x1UL << BDMA_IFCR_CHTIF5_Pos)
7050#define BDMA_IFCR_CHTIF5 BDMA_IFCR_CHTIF5_Msk
7051#define BDMA_IFCR_CTEIF5_Pos (23U)
7052#define BDMA_IFCR_CTEIF5_Msk (0x1UL << BDMA_IFCR_CTEIF5_Pos)
7053#define BDMA_IFCR_CTEIF5 BDMA_IFCR_CTEIF5_Msk
7054#define BDMA_IFCR_CGIF6_Pos (24U)
7055#define BDMA_IFCR_CGIF6_Msk (0x1UL << BDMA_IFCR_CGIF6_Pos)
7056#define BDMA_IFCR_CGIF6 BDMA_IFCR_CGIF6_Msk
7057#define BDMA_IFCR_CTCIF6_Pos (25U)
7058#define BDMA_IFCR_CTCIF6_Msk (0x1UL << BDMA_IFCR_CTCIF6_Pos)
7059#define BDMA_IFCR_CTCIF6 BDMA_IFCR_CTCIF6_Msk
7060#define BDMA_IFCR_CHTIF6_Pos (26U)
7061#define BDMA_IFCR_CHTIF6_Msk (0x1UL << BDMA_IFCR_CHTIF6_Pos)
7062#define BDMA_IFCR_CHTIF6 BDMA_IFCR_CHTIF6_Msk
7063#define BDMA_IFCR_CTEIF6_Pos (27U)
7064#define BDMA_IFCR_CTEIF6_Msk (0x1UL << BDMA_IFCR_CTEIF6_Pos)
7065#define BDMA_IFCR_CTEIF6 BDMA_IFCR_CTEIF6_Msk
7066#define BDMA_IFCR_CGIF7_Pos (28U)
7067#define BDMA_IFCR_CGIF7_Msk (0x1UL << BDMA_IFCR_CGIF7_Pos)
7068#define BDMA_IFCR_CGIF7 BDMA_IFCR_CGIF7_Msk
7069#define BDMA_IFCR_CTCIF7_Pos (29U)
7070#define BDMA_IFCR_CTCIF7_Msk (0x1UL << BDMA_IFCR_CTCIF7_Pos)
7071#define BDMA_IFCR_CTCIF7 BDMA_IFCR_CTCIF7_Msk
7072#define BDMA_IFCR_CHTIF7_Pos (30U)
7073#define BDMA_IFCR_CHTIF7_Msk (0x1UL << BDMA_IFCR_CHTIF7_Pos)
7074#define BDMA_IFCR_CHTIF7 BDMA_IFCR_CHTIF7_Msk
7075#define BDMA_IFCR_CTEIF7_Pos (31U)
7076#define BDMA_IFCR_CTEIF7_Msk (0x1UL << BDMA_IFCR_CTEIF7_Pos)
7077#define BDMA_IFCR_CTEIF7 BDMA_IFCR_CTEIF7_Msk
7079/******************* Bit definition for BDMA_CCR register ********************/
7080#define BDMA_CCR_EN_Pos (0U)
7081#define BDMA_CCR_EN_Msk (0x1UL << BDMA_CCR_EN_Pos)
7082#define BDMA_CCR_EN BDMA_CCR_EN_Msk
7083#define BDMA_CCR_TCIE_Pos (1U)
7084#define BDMA_CCR_TCIE_Msk (0x1UL << BDMA_CCR_TCIE_Pos)
7085#define BDMA_CCR_TCIE BDMA_CCR_TCIE_Msk
7086#define BDMA_CCR_HTIE_Pos (2U)
7087#define BDMA_CCR_HTIE_Msk (0x1UL << BDMA_CCR_HTIE_Pos)
7088#define BDMA_CCR_HTIE BDMA_CCR_HTIE_Msk
7089#define BDMA_CCR_TEIE_Pos (3U)
7090#define BDMA_CCR_TEIE_Msk (0x1UL << BDMA_CCR_TEIE_Pos)
7091#define BDMA_CCR_TEIE BDMA_CCR_TEIE_Msk
7092#define BDMA_CCR_DIR_Pos (4U)
7093#define BDMA_CCR_DIR_Msk (0x1UL << BDMA_CCR_DIR_Pos)
7094#define BDMA_CCR_DIR BDMA_CCR_DIR_Msk
7095#define BDMA_CCR_CIRC_Pos (5U)
7096#define BDMA_CCR_CIRC_Msk (0x1UL << BDMA_CCR_CIRC_Pos)
7097#define BDMA_CCR_CIRC BDMA_CCR_CIRC_Msk
7098#define BDMA_CCR_PINC_Pos (6U)
7099#define BDMA_CCR_PINC_Msk (0x1UL << BDMA_CCR_PINC_Pos)
7100#define BDMA_CCR_PINC BDMA_CCR_PINC_Msk
7101#define BDMA_CCR_MINC_Pos (7U)
7102#define BDMA_CCR_MINC_Msk (0x1UL << BDMA_CCR_MINC_Pos)
7103#define BDMA_CCR_MINC BDMA_CCR_MINC_Msk
7105#define BDMA_CCR_PSIZE_Pos (8U)
7106#define BDMA_CCR_PSIZE_Msk (0x3UL << BDMA_CCR_PSIZE_Pos)
7107#define BDMA_CCR_PSIZE BDMA_CCR_PSIZE_Msk
7108#define BDMA_CCR_PSIZE_0 (0x1UL << BDMA_CCR_PSIZE_Pos)
7109#define BDMA_CCR_PSIZE_1 (0x2UL << BDMA_CCR_PSIZE_Pos)
7111#define BDMA_CCR_MSIZE_Pos (10U)
7112#define BDMA_CCR_MSIZE_Msk (0x3UL << BDMA_CCR_MSIZE_Pos)
7113#define BDMA_CCR_MSIZE BDMA_CCR_MSIZE_Msk
7114#define BDMA_CCR_MSIZE_0 (0x1UL << BDMA_CCR_MSIZE_Pos)
7115#define BDMA_CCR_MSIZE_1 (0x2UL << BDMA_CCR_MSIZE_Pos)
7117#define BDMA_CCR_PL_Pos (12U)
7118#define BDMA_CCR_PL_Msk (0x3UL << BDMA_CCR_PL_Pos)
7119#define BDMA_CCR_PL BDMA_CCR_PL_Msk
7120#define BDMA_CCR_PL_0 (0x1UL << BDMA_CCR_PL_Pos)
7121#define BDMA_CCR_PL_1 (0x2UL << BDMA_CCR_PL_Pos)
7123#define BDMA_CCR_MEM2MEM_Pos (14U)
7124#define BDMA_CCR_MEM2MEM_Msk (0x1UL << BDMA_CCR_MEM2MEM_Pos)
7125#define BDMA_CCR_MEM2MEM BDMA_CCR_MEM2MEM_Msk
7126#define BDMA_CCR_DBM_Pos (15U)
7127#define BDMA_CCR_DBM_Msk (0x1UL << BDMA_CCR_DBM_Pos)
7128#define BDMA_CCR_DBM BDMA_CCR_DBM_Msk
7129#define BDMA_CCR_CT_Pos (16U)
7130#define BDMA_CCR_CT_Msk (0x1UL << BDMA_CCR_CT_Pos)
7131#define BDMA_CCR_CT BDMA_CCR_CT_Msk
7133/****************** Bit definition for BDMA_CNDTR register *******************/
7134#define BDMA_CNDTR_NDT_Pos (0U)
7135#define BDMA_CNDTR_NDT_Msk (0xFFFFUL << BDMA_CNDTR_NDT_Pos)
7136#define BDMA_CNDTR_NDT BDMA_CNDTR_NDT_Msk
7138/****************** Bit definition for BDMA_CPAR register ********************/
7139#define BDMA_CPAR_PA_Pos (0U)
7140#define BDMA_CPAR_PA_Msk (0xFFFFFFFFUL << BDMA_CPAR_PA_Pos)
7141#define BDMA_CPAR_PA BDMA_CPAR_PA_Msk
7143/****************** Bit definition for BDMA_CM0AR register ********************/
7144#define BDMA_CM0AR_MA_Pos (0U)
7145#define BDMA_CM0AR_MA_Msk (0xFFFFFFFFUL << BDMA_CM0AR_MA_Pos)
7146#define BDMA_CM0AR_MA BDMA_CM0AR_MA_Msk
7148/****************** Bit definition for BDMA_CM1AR register ********************/
7149#define BDMA_CM1AR_MA_Pos (0U)
7150#define BDMA_CM1AR_MA_Msk (0xFFFFFFFFUL << BDMA_CM1AR_MA_Pos)
7151#define BDMA_CM1AR_MA BDMA_CM1AR_MA_Msk
7153/******************************************************************************/
7154/* */
7155/* Ethernet MAC Registers bits definitions */
7156/* */
7157/******************************************************************************/
7158/* Bit definition for Ethernet MAC Configuration Register register */
7159#define ETH_MACCR_ARP_Pos (31U)
7160#define ETH_MACCR_ARP_Msk (0x1UL << ETH_MACCR_ARP_Pos)
7161#define ETH_MACCR_ARP ETH_MACCR_ARP_Msk /* ARP Offload Enable */
7162#define ETH_MACCR_SARC_Pos (28U)
7163#define ETH_MACCR_SARC_Msk (0x7UL << ETH_MACCR_SARC_Pos)
7164#define ETH_MACCR_SARC ETH_MACCR_SARC_Msk /* Source Address Insertion or Replacement Control */
7165#define ETH_MACCR_SARC_MTIATI (0U) /* The mti_sa_ctrl_i and ati_sa_ctrl_i input signals control the SA field generation. */
7166#define ETH_MACCR_SARC_INSADDR0_Pos (29U)
7167#define ETH_MACCR_SARC_INSADDR0_Msk (0x1UL << ETH_MACCR_SARC_INSADDR0_Pos)
7168#define ETH_MACCR_SARC_INSADDR0 ETH_MACCR_SARC_INSADDR0_Msk /* Insert MAC Address0 in the SA field of all transmitted packets. */
7169#define ETH_MACCR_SARC_INSADDR1_Pos (29U)
7170#define ETH_MACCR_SARC_INSADDR1_Msk (0x3UL << ETH_MACCR_SARC_INSADDR1_Pos)
7171#define ETH_MACCR_SARC_INSADDR1 ETH_MACCR_SARC_INSADDR1_Msk /* Insert MAC Address1 in the SA field of all transmitted packets. */
7172#define ETH_MACCR_SARC_REPADDR0_Pos (28U)
7173#define ETH_MACCR_SARC_REPADDR0_Msk (0x3UL << ETH_MACCR_SARC_REPADDR0_Pos)
7174#define ETH_MACCR_SARC_REPADDR0 ETH_MACCR_SARC_REPADDR0_Msk /* Replace MAC Address0 in the SA field of all transmitted packets. */
7175#define ETH_MACCR_SARC_REPADDR1_Pos (28U)
7176#define ETH_MACCR_SARC_REPADDR1_Msk (0x7UL << ETH_MACCR_SARC_REPADDR1_Pos)
7177#define ETH_MACCR_SARC_REPADDR1 ETH_MACCR_SARC_REPADDR1_Msk /* Replace MAC Address1 in the SA field of all transmitted packets. */
7178#define ETH_MACCR_IPC_Pos (27U)
7179#define ETH_MACCR_IPC_Msk (0x1UL << ETH_MACCR_IPC_Pos)
7180#define ETH_MACCR_IPC ETH_MACCR_IPC_Msk /* Checksum Offload */
7181#define ETH_MACCR_IPG_Pos (24U)
7182#define ETH_MACCR_IPG_Msk (0x7UL << ETH_MACCR_IPG_Pos)
7183#define ETH_MACCR_IPG ETH_MACCR_IPG_Msk /* Inter-Packet Gap */
7184#define ETH_MACCR_IPG_96BIT (0U) /* Minimum IFG between Packets during transmission is 96Bit */
7185#define ETH_MACCR_IPG_88BIT (0x01000000U) /* Minimum IFG between Packets during transmission is 88Bit */
7186#define ETH_MACCR_IPG_80BIT (0x02000000U) /* Minimum IFG between Packets during transmission is 80Bit */
7187#define ETH_MACCR_IPG_72BIT (0x03000000U) /* Minimum IFG between Packets during transmission is 72Bit */
7188#define ETH_MACCR_IPG_64BIT (0x04000000U) /* Minimum IFG between Packets during transmission is 64Bit */
7189#define ETH_MACCR_IPG_56BIT (0x05000000U) /* Minimum IFG between Packets during transmission is 56Bit */
7190#define ETH_MACCR_IPG_48BIT (0x06000000U) /* Minimum IFG between Packets during transmission is 48Bit */
7191#define ETH_MACCR_IPG_40BIT (0x07000000U) /* Minimum IFG between Packets during transmission is 40Bit */
7192#define ETH_MACCR_GPSLCE_Pos (23U)
7193#define ETH_MACCR_GPSLCE_Msk (0x1UL << ETH_MACCR_GPSLCE_Pos)
7194#define ETH_MACCR_GPSLCE ETH_MACCR_GPSLCE_Msk /* Giant Packet Size Limit Control Enable */
7195#define ETH_MACCR_S2KP_Pos (22U)
7196#define ETH_MACCR_S2KP_Msk (0x1UL << ETH_MACCR_S2KP_Pos)
7197#define ETH_MACCR_S2KP ETH_MACCR_S2KP_Msk /* IEEE 802.3as Support for 2K Packets */
7198#define ETH_MACCR_CST_Pos (21U)
7199#define ETH_MACCR_CST_Msk (0x1UL << ETH_MACCR_CST_Pos)
7200#define ETH_MACCR_CST ETH_MACCR_CST_Msk /* CRC stripping for Type packets */
7201#define ETH_MACCR_ACS_Pos (20U)
7202#define ETH_MACCR_ACS_Msk (0x1UL << ETH_MACCR_ACS_Pos)
7203#define ETH_MACCR_ACS ETH_MACCR_ACS_Msk /* Automatic Pad or CRC Stripping */
7204#define ETH_MACCR_WD_Pos (19U)
7205#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)
7206#define ETH_MACCR_WD ETH_MACCR_WD_Msk /* Watchdog disable */
7207#define ETH_MACCR_JD_Pos (17U)
7208#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)
7209#define ETH_MACCR_JD ETH_MACCR_JD_Msk /* Jabber disable */
7210#define ETH_MACCR_JE_Pos (16U)
7211#define ETH_MACCR_JE_Msk (0x1UL << ETH_MACCR_JE_Pos)
7212#define ETH_MACCR_JE ETH_MACCR_JE_Msk /* Jumbo Packet Enable */
7213#define ETH_MACCR_FES_Pos (14U)
7214#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)
7215#define ETH_MACCR_FES ETH_MACCR_FES_Msk /* Fast ethernet speed */
7216#define ETH_MACCR_DM_Pos (13U)
7217#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)
7218#define ETH_MACCR_DM ETH_MACCR_DM_Msk /* Duplex mode */
7219#define ETH_MACCR_LM_Pos (12U)
7220#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)
7221#define ETH_MACCR_LM ETH_MACCR_LM_Msk /* loopback mode */
7222#define ETH_MACCR_ECRSFD_Pos (11U)
7223#define ETH_MACCR_ECRSFD_Msk (0x1UL << ETH_MACCR_ECRSFD_Pos)
7224#define ETH_MACCR_ECRSFD ETH_MACCR_ECRSFD_Msk /* Enable Carrier Sense Before Transmission in Full-Duplex Mode */
7225#define ETH_MACCR_DO_Pos (10U)
7226#define ETH_MACCR_DO_Msk (0x1UL << ETH_MACCR_DO_Pos)
7227#define ETH_MACCR_DO ETH_MACCR_DO_Msk /* Disable Receive own */
7228#define ETH_MACCR_DCRS_Pos (9U)
7229#define ETH_MACCR_DCRS_Msk (0x1UL << ETH_MACCR_DCRS_Pos)
7230#define ETH_MACCR_DCRS ETH_MACCR_DCRS_Msk /* Disable Carrier Sense During Transmission */
7231#define ETH_MACCR_DR_Pos (8U)
7232#define ETH_MACCR_DR_Msk (0x1UL << ETH_MACCR_DR_Pos)
7233#define ETH_MACCR_DR ETH_MACCR_DR_Msk /* Disable Retry */
7234#define ETH_MACCR_BL_Pos (5U)
7235#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)
7236#define ETH_MACCR_BL ETH_MACCR_BL_Msk /* Back-off limit mask */
7237#define ETH_MACCR_BL_10 (0x0UL << ETH_MACCR_BL_Pos)
7238#define ETH_MACCR_BL_8 (0x1UL << ETH_MACCR_BL_Pos)
7239#define ETH_MACCR_BL_4 (0x2UL << ETH_MACCR_BL_Pos)
7240#define ETH_MACCR_BL_1 (0x3UL << ETH_MACCR_BL_Pos)
7241#define ETH_MACCR_DC_Pos (4U)
7242#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)
7243#define ETH_MACCR_DC ETH_MACCR_DC_Msk /* Defferal check */
7244#define ETH_MACCR_PRELEN_Pos (2U)
7245#define ETH_MACCR_PRELEN_Msk (0x3UL << ETH_MACCR_PRELEN_Pos)
7246#define ETH_MACCR_PRELEN ETH_MACCR_PRELEN_Msk /* Preamble Length for Transmit packets */
7247#define ETH_MACCR_PRELEN_7 (0x0UL << ETH_MACCR_PRELEN_Pos)
7248#define ETH_MACCR_PRELEN_5 (0x1UL << ETH_MACCR_PRELEN_Pos)
7249#define ETH_MACCR_PRELEN_3 (0x2UL << ETH_MACCR_PRELEN_Pos)
7250#define ETH_MACCR_TE_Pos (1U)
7251#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)
7252#define ETH_MACCR_TE ETH_MACCR_TE_Msk /* Transmitter enable */
7253#define ETH_MACCR_RE_Pos (0U)
7254#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)
7255#define ETH_MACCR_RE ETH_MACCR_RE_Msk /* Receiver enable */
7256
7257/* Bit definition for Ethernet MAC Extended Configuration Register register */
7258#define ETH_MACECR_EIPG_Pos (25U)
7259#define ETH_MACECR_EIPG_Msk (0x1FUL << ETH_MACECR_EIPG_Pos)
7260#define ETH_MACECR_EIPG ETH_MACECR_EIPG_Msk /* Extended Inter-Packet Gap */
7261#define ETH_MACECR_EIPGEN_Pos (24U)
7262#define ETH_MACECR_EIPGEN_Msk (0x1UL << ETH_MACECR_EIPGEN_Pos)
7263#define ETH_MACECR_EIPGEN ETH_MACECR_EIPGEN_Msk /* Extended Inter-Packet Gap Enable */
7264#define ETH_MACECR_USP_Pos (18U)
7265#define ETH_MACECR_USP_Msk (0x1UL << ETH_MACECR_USP_Pos)
7266#define ETH_MACECR_USP ETH_MACECR_USP_Msk /* Unicast Slow Protocol Packet Detect */
7267#define ETH_MACECR_SPEN_Pos (17U)
7268#define ETH_MACECR_SPEN_Msk (0x1UL << ETH_MACECR_SPEN_Pos)
7269#define ETH_MACECR_SPEN ETH_MACECR_SPEN_Msk /* Slow Protocol Detection Enable */
7270#define ETH_MACECR_DCRCC_Pos (16U)
7271#define ETH_MACECR_DCRCC_Msk (0x1UL << ETH_MACECR_DCRCC_Pos)
7272#define ETH_MACECR_DCRCC ETH_MACECR_DCRCC_Msk /* Disable CRC Checking for Received Packets */
7273#define ETH_MACECR_GPSL_Pos (0U)
7274#define ETH_MACECR_GPSL_Msk (0x3FFFUL << ETH_MACECR_GPSL_Pos)
7275#define ETH_MACECR_GPSL ETH_MACECR_GPSL_Msk /* Giant Packet Size Limit */
7276
7277/* Bit definition for Ethernet MAC Packet Filter Register */
7278#define ETH_MACPFR_RA_Pos (31U)
7279#define ETH_MACPFR_RA_Msk (0x1UL << ETH_MACPFR_RA_Pos)
7280#define ETH_MACPFR_RA ETH_MACPFR_RA_Msk /* Receive all */
7281#define ETH_MACPFR_DNTU_Pos (21U)
7282#define ETH_MACPFR_DNTU_Msk (0x1UL << ETH_MACPFR_DNTU_Pos)
7283#define ETH_MACPFR_DNTU ETH_MACPFR_DNTU_Msk /* Drop Non-TCP/UDP over IP Packets */
7284#define ETH_MACPFR_IPFE_Pos (20U)
7285#define ETH_MACPFR_IPFE_Msk (0x1UL << ETH_MACPFR_IPFE_Pos)
7286#define ETH_MACPFR_IPFE ETH_MACPFR_IPFE_Msk /* Layer 3 and Layer 4 Filter Enable */
7287#define ETH_MACPFR_VTFE_Pos (16U)
7288#define ETH_MACPFR_VTFE_Msk (0x1UL << ETH_MACPFR_VTFE_Pos)
7289#define ETH_MACPFR_VTFE ETH_MACPFR_VTFE_Msk /* VLAN Tag Filter Enable */
7290#define ETH_MACPFR_HPF_Pos (10U)
7291#define ETH_MACPFR_HPF_Msk (0x1UL << ETH_MACPFR_HPF_Pos)
7292#define ETH_MACPFR_HPF ETH_MACPFR_HPF_Msk /* Hash or perfect filter */
7293#define ETH_MACPFR_SAF_Pos (9U)
7294#define ETH_MACPFR_SAF_Msk (0x1UL << ETH_MACPFR_SAF_Pos)
7295#define ETH_MACPFR_SAF ETH_MACPFR_SAF_Msk /* Source address filter enable */
7296#define ETH_MACPFR_SAIF_Pos (8U)
7297#define ETH_MACPFR_SAIF_Msk (0x1UL << ETH_MACPFR_SAIF_Pos)
7298#define ETH_MACPFR_SAIF ETH_MACPFR_SAIF_Msk /* SA inverse filtering */
7299#define ETH_MACPFR_PCF_Pos (6U)
7300#define ETH_MACPFR_PCF_Msk (0x3UL << ETH_MACPFR_PCF_Pos)
7301#define ETH_MACPFR_PCF ETH_MACPFR_PCF_Msk /* Pass control frames: 4 cases */
7302#define ETH_MACPFR_PCF_BLOCKALL (0U) /* MAC filters all control frames from reaching the application */
7303#define ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos (6U)
7304#define ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk (0x1UL << ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos)
7305#define ETH_MACPFR_PCF_FORWARDALLEXCEPTPA ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk /* MAC forwards all control frames except Pause packets to application even if they fail the Address Filter */
7306#define ETH_MACPFR_PCF_FORWARDALL_Pos (7U)
7307#define ETH_MACPFR_PCF_FORWARDALL_Msk (0x1UL << ETH_MACPFR_PCF_FORWARDALL_Pos)
7308#define ETH_MACPFR_PCF_FORWARDALL ETH_MACPFR_PCF_FORWARDALL_Msk /* MAC forwards all control frames to application even if they fail the Address Filter */
7309#define ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos (6U)
7310#define ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk (0x3UL << ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos)
7311#define ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk /* MAC forwards control frames that pass the Address Filter. */
7312#define ETH_MACPFR_DBF_Pos (5U)
7313#define ETH_MACPFR_DBF_Msk (0x1UL << ETH_MACPFR_DBF_Pos)
7314#define ETH_MACPFR_DBF ETH_MACPFR_DBF_Msk /* Disable Broadcast Packets */
7315#define ETH_MACPFR_PM_Pos (4U)
7316#define ETH_MACPFR_PM_Msk (0x1UL << ETH_MACPFR_PM_Pos)
7317#define ETH_MACPFR_PM ETH_MACPFR_PM_Msk /* Pass all mutlicast */
7318#define ETH_MACPFR_DAIF_Pos (3U)
7319#define ETH_MACPFR_DAIF_Msk (0x1UL << ETH_MACPFR_DAIF_Pos)
7320#define ETH_MACPFR_DAIF ETH_MACPFR_DAIF_Msk /* DA Inverse filtering */
7321#define ETH_MACPFR_HMC_Pos (2U)
7322#define ETH_MACPFR_HMC_Msk (0x1UL << ETH_MACPFR_HMC_Pos)
7323#define ETH_MACPFR_HMC ETH_MACPFR_HMC_Msk /* Hash multicast */
7324#define ETH_MACPFR_HUC_Pos (1U)
7325#define ETH_MACPFR_HUC_Msk (0x1UL << ETH_MACPFR_HUC_Pos)
7326#define ETH_MACPFR_HUC ETH_MACPFR_HUC_Msk /* Hash unicast */
7327#define ETH_MACPFR_PR_Pos (0U)
7328#define ETH_MACPFR_PR_Msk (0x1UL << ETH_MACPFR_PR_Pos)
7329#define ETH_MACPFR_PR ETH_MACPFR_PR_Msk /* Promiscuous mode */
7330
7331/* Bit definition for Ethernet MAC Watchdog Timeout Register */
7332#define ETH_MACWTR_PWE_Pos (8U)
7333#define ETH_MACWTR_PWE_Msk (0x1UL << ETH_MACWTR_PWE_Pos)
7334#define ETH_MACWTR_PWE ETH_MACWTR_PWE_Msk /* Programmable Watchdog Enable */
7335#define ETH_MACWTR_WTO_Pos (0U)
7336#define ETH_MACWTR_WTO_Msk (0xFUL << ETH_MACWTR_WTO_Pos)
7337#define ETH_MACWTR_WTO ETH_MACWTR_WTO_Msk /* Watchdog Timeout */
7338#define ETH_MACWTR_WTO_2KB (0U) /* Maximum received packet length 2KB*/
7339#define ETH_MACWTR_WTO_3KB (0x00000001U) /* Maximum received packet length 3KB */
7340#define ETH_MACWTR_WTO_4KB (0x00000002U) /* Maximum received packet length 4KB */
7341#define ETH_MACWTR_WTO_5KB (0x00000003U) /* Maximum received packet length 5KB */
7342#define ETH_MACWTR_WTO_6KB (0x00000004U) /* Maximum received packet length 6KB */
7343#define ETH_MACWTR_WTO_7KB (0x00000005U) /* Maximum received packet length 7KB */
7344#define ETH_MACWTR_WTO_8KB (0x00000006U) /* Maximum received packet length 8KB */
7345#define ETH_MACWTR_WTO_9KB (0x00000007U) /* Maximum received packet length 9KB */
7346#define ETH_MACWTR_WTO_10KB (0x00000008U) /* Maximum received packet length 10KB */
7347#define ETH_MACWTR_WTO_11KB (0x00000009U) /* Maximum received packet length 11KB */
7348#define ETH_MACWTR_WTO_12KB (0x0000000AU) /* Maximum received packet length 12KB */
7349#define ETH_MACWTR_WTO_13KB (0x0000000BU) /* Maximum received packet length 13KB */
7350#define ETH_MACWTR_WTO_14KB (0x0000000CU) /* Maximum received packet length 14KB */
7351#define ETH_MACWTR_WTO_15KB (0x0000000DU) /* Maximum received packet length 15KB */
7352#define ETH_MACWTR_WTO_16KB (0x0000000EU) /* Maximum received packet length 16KB */
7353
7354/* Bit definition for Ethernet MAC Hash Table High Register */
7355#define ETH_MACHTHR_HTH_Pos (0U)
7356#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)
7357#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk /* Hash table high */
7358
7359/* Bit definition for Ethernet MAC Hash Table Low Register */
7360#define ETH_MACHTLR_HTL_Pos (0U)
7361#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)
7362#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk /* Hash table low */
7363
7364/* Bit definition for Ethernet MAC VLAN Tag Register */
7365#define ETH_MACVTR_EIVLRXS_Pos (31U)
7366#define ETH_MACVTR_EIVLRXS_Msk (0x1UL << ETH_MACVTR_EIVLRXS_Pos)
7367#define ETH_MACVTR_EIVLRXS ETH_MACVTR_EIVLRXS_Msk /* Enable Inner VLAN Tag in Rx Status */
7368#define ETH_MACVTR_EIVLS_Pos (28U)
7369#define ETH_MACVTR_EIVLS_Msk (0x3UL << ETH_MACVTR_EIVLS_Pos)
7370#define ETH_MACVTR_EIVLS ETH_MACVTR_EIVLS_Msk /* Enable Inner VLAN Tag Stripping on Receive */
7371#define ETH_MACVTR_EIVLS_DONOTSTRIP (0U) /* Do not strip */
7372#define ETH_MACVTR_EIVLS_STRIPIFPASS_Pos (28U)
7373#define ETH_MACVTR_EIVLS_STRIPIFPASS_Msk (0x1UL << ETH_MACVTR_EIVLS_STRIPIFPASS_Pos)
7374#define ETH_MACVTR_EIVLS_STRIPIFPASS ETH_MACVTR_EIVLS_STRIPIFPASS_Msk /* Strip if VLAN filter passes */
7375#define ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos (29U)
7376#define ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos)
7377#define ETH_MACVTR_EIVLS_STRIPIFFAILS ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk /* Strip if VLAN filter fails */
7378#define ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos (28U)
7379#define ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk (0x3UL << ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos)
7380#define ETH_MACVTR_EIVLS_ALWAYSSTRIP ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk /* Always strip */
7381#define ETH_MACVTR_ERIVLT_Pos (27U)
7382#define ETH_MACVTR_ERIVLT_Msk (0x1UL << ETH_MACVTR_ERIVLT_Pos)
7383#define ETH_MACVTR_ERIVLT ETH_MACVTR_ERIVLT_Msk /* Enable Inner VLAN Tag */
7384#define ETH_MACVTR_EDVLP_Pos (26U)
7385#define ETH_MACVTR_EDVLP_Msk (0x1UL << ETH_MACVTR_EDVLP_Pos)
7386#define ETH_MACVTR_EDVLP ETH_MACVTR_EDVLP_Msk /* Enable Double VLAN Processing */
7387#define ETH_MACVTR_VTHM_Pos (25U)
7388#define ETH_MACVTR_VTHM_Msk (0x1UL << ETH_MACVTR_VTHM_Pos)
7389#define ETH_MACVTR_VTHM ETH_MACVTR_VTHM_Msk /* VLAN Tag Hash Table Match Enable */
7390#define ETH_MACVTR_EVLRXS_Pos (24U)
7391#define ETH_MACVTR_EVLRXS_Msk (0x1UL << ETH_MACVTR_EVLRXS_Pos)
7392#define ETH_MACVTR_EVLRXS ETH_MACVTR_EVLRXS_Msk /* Enable VLAN Tag in Rx status */
7393#define ETH_MACVTR_EVLS_Pos (21U)
7394#define ETH_MACVTR_EVLS_Msk (0x3UL << ETH_MACVTR_EVLS_Pos)
7395#define ETH_MACVTR_EVLS ETH_MACVTR_EVLS_Msk /* Enable VLAN Tag Stripping on Receive */
7396#define ETH_MACVTR_EVLS_DONOTSTRIP (0U) /* Do not strip */
7397#define ETH_MACVTR_EVLS_STRIPIFPASS_Pos (21U)
7398#define ETH_MACVTR_EVLS_STRIPIFPASS_Msk (0x1UL << ETH_MACVTR_EVLS_STRIPIFPASS_Pos)
7399#define ETH_MACVTR_EVLS_STRIPIFPASS ETH_MACVTR_EVLS_STRIPIFPASS_Msk /* Strip if VLAN filter passes */
7400#define ETH_MACVTR_EVLS_STRIPIFFAILS_Pos (22U)
7401#define ETH_MACVTR_EVLS_STRIPIFFAILS_Msk (0x1UL << ETH_MACVTR_EVLS_STRIPIFFAILS_Pos)
7402#define ETH_MACVTR_EVLS_STRIPIFFAILS ETH_MACVTR_EVLS_STRIPIFFAILS_Msk /* Strip if VLAN filter fails */
7403#define ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos (21U)
7404#define ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk (0x3UL << ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos)
7405#define ETH_MACVTR_EVLS_ALWAYSSTRIP ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk /* Always strip */
7406#define ETH_MACVTR_DOVLTC_Pos (20U)
7407#define ETH_MACVTR_DOVLTC_Msk (0x1UL << ETH_MACVTR_DOVLTC_Pos)
7408#define ETH_MACVTR_DOVLTC ETH_MACVTR_DOVLTC_Msk /* Disable VLAN Type Check */
7409#define ETH_MACVTR_ERSVLM_Pos (19U)
7410#define ETH_MACVTR_ERSVLM_Msk (0x1UL << ETH_MACVTR_ERSVLM_Pos)
7411#define ETH_MACVTR_ERSVLM ETH_MACVTR_ERSVLM_Msk /* Enable Receive S-VLAN Match */
7412#define ETH_MACVTR_ESVL_Pos (18U)
7413#define ETH_MACVTR_ESVL_Msk (0x1UL << ETH_MACVTR_ESVL_Pos)
7414#define ETH_MACVTR_ESVL ETH_MACVTR_ESVL_Msk /* Enable S-VLAN */
7415#define ETH_MACVTR_VTIM_Pos (17U)
7416#define ETH_MACVTR_VTIM_Msk (0x1UL << ETH_MACVTR_VTIM_Pos)
7417#define ETH_MACVTR_VTIM ETH_MACVTR_VTIM_Msk /* VLAN Tag Inverse Match Enable */
7418#define ETH_MACVTR_ETV_Pos (16U)
7419#define ETH_MACVTR_ETV_Msk (0x1UL << ETH_MACVTR_ETV_Pos)
7420#define ETH_MACVTR_ETV ETH_MACVTR_ETV_Msk /* Enable 12-Bit VLAN Tag Comparison */
7421#define ETH_MACVTR_VL_Pos (0U)
7422#define ETH_MACVTR_VL_Msk (0xFFFFUL << ETH_MACVTR_VL_Pos)
7423#define ETH_MACVTR_VL ETH_MACVTR_VL_Msk /* VLAN Tag Identifier for Receive Packets */
7424#define ETH_MACVTR_VL_UP_Pos (13U)
7425#define ETH_MACVTR_VL_UP_Msk (0x7UL << ETH_MACVTR_VL_UP_Pos)
7426#define ETH_MACVTR_VL_UP ETH_MACVTR_VL_UP_Msk /* User Priority */
7427#define ETH_MACVTR_VL_CFIDEI_Pos (12U)
7428#define ETH_MACVTR_VL_CFIDEI_Msk (0x1UL << ETH_MACVTR_VL_CFIDEI_Pos)
7429#define ETH_MACVTR_VL_CFIDEI ETH_MACVTR_VL_CFIDEI_Msk /* Canonical Format Indicator or Drop Eligible Indicator */
7430#define ETH_MACVTR_VL_VID_Pos (0U)
7431#define ETH_MACVTR_VL_VID_Msk (0xFFFUL << ETH_MACVTR_VL_VID_Pos)
7432#define ETH_MACVTR_VL_VID ETH_MACVTR_VL_VID_Msk /* VLAN Identifier field of VLAN tag */
7433
7434/* Bit definition for Ethernet MAC VLAN Hash Table Register */
7435#define ETH_MACVHTR_VLHT_Pos (0U)
7436#define ETH_MACVHTR_VLHT_Msk (0xFFFFUL << ETH_MACVHTR_VLHT_Pos)
7437#define ETH_MACVHTR_VLHT ETH_MACVHTR_VLHT_Msk /* VLAN Hash Table */
7438
7439/* Bit definition for Ethernet MAC VLAN Incl Register */
7440#define ETH_MACVIR_VLTI_Pos (20U)
7441#define ETH_MACVIR_VLTI_Msk (0x1UL << ETH_MACVIR_VLTI_Pos)
7442#define ETH_MACVIR_VLTI ETH_MACVIR_VLTI_Msk /* VLAN Tag Input */
7443#define ETH_MACVIR_CSVL_Pos (19U)
7444#define ETH_MACVIR_CSVL_Msk (0x1UL << ETH_MACVIR_CSVL_Pos)
7445#define ETH_MACVIR_CSVL ETH_MACVIR_CSVL_Msk /* C-VLAN or S-VLAN */
7446#define ETH_MACVIR_VLP_Pos (18U)
7447#define ETH_MACVIR_VLP_Msk (0x1UL << ETH_MACVIR_VLP_Pos)
7448#define ETH_MACVIR_VLP ETH_MACVIR_VLP_Msk /* VLAN Priority Control */
7449#define ETH_MACVIR_VLC_Pos (16U)
7450#define ETH_MACVIR_VLC_Msk (0x3UL << ETH_MACVIR_VLC_Pos)
7451#define ETH_MACVIR_VLC ETH_MACVIR_VLC_Msk /* VLAN Tag Control in Transmit Packets */
7452#define ETH_MACVIR_VLC_NOVLANTAG (0U) /* No VLAN tag deletion, insertion, or replacement */
7453#define ETH_MACVIR_VLC_VLANTAGDELETE_Pos (16U)
7454#define ETH_MACVIR_VLC_VLANTAGDELETE_Msk (0x1UL << ETH_MACVIR_VLC_VLANTAGDELETE_Pos)
7455#define ETH_MACVIR_VLC_VLANTAGDELETE ETH_MACVIR_VLC_VLANTAGDELETE_Msk /* VLAN tag deletion */
7456#define ETH_MACVIR_VLC_VLANTAGINSERT_Pos (17U)
7457#define ETH_MACVIR_VLC_VLANTAGINSERT_Msk (0x1UL << ETH_MACVIR_VLC_VLANTAGINSERT_Pos)
7458#define ETH_MACVIR_VLC_VLANTAGINSERT ETH_MACVIR_VLC_VLANTAGINSERT_Msk /* VLAN tag insertion */
7459#define ETH_MACVIR_VLC_VLANTAGREPLACE_Pos (16U)
7460#define ETH_MACVIR_VLC_VLANTAGREPLACE_Msk (0x3UL << ETH_MACVIR_VLC_VLANTAGREPLACE_Pos)
7461#define ETH_MACVIR_VLC_VLANTAGREPLACE ETH_MACVIR_VLC_VLANTAGREPLACE_Msk /* VLAN tag replacement */
7462#define ETH_MACVIR_VLT_Pos (0U)
7463#define ETH_MACVIR_VLT_Msk (0xFFFFUL << ETH_MACVIR_VLT_Pos)
7464#define ETH_MACVIR_VLT ETH_MACVIR_VLT_Msk /* VLAN Tag for Transmit Packets */
7465#define ETH_MACVIR_VLT_UP_Pos (13U)
7466#define ETH_MACVIR_VLT_UP_Msk (0x7UL << ETH_MACVIR_VLT_UP_Pos)
7467#define ETH_MACVIR_VLT_UP ETH_MACVIR_VLT_UP_Msk /* User Priority */
7468#define ETH_MACVIR_VLT_CFIDEI_Pos (12U)
7469#define ETH_MACVIR_VLT_CFIDEI_Msk (0x1UL << ETH_MACVIR_VLT_CFIDEI_Pos)
7470#define ETH_MACVIR_VLT_CFIDEI ETH_MACVIR_VLT_CFIDEI_Msk /* Canonical Format Indicator or Drop Eligible Indicator */
7471#define ETH_MACVIR_VLT_VID_Pos (0U)
7472#define ETH_MACVIR_VLT_VID_Msk (0xFFFUL << ETH_MACVIR_VLT_VID_Pos)
7473#define ETH_MACVIR_VLT_VID ETH_MACVIR_VLT_VID_Msk /* VLAN Identifier field of VLAN tag */
7474
7475/* Bit definition for Ethernet MAC Inner_VLAN Incl Register */
7476#define ETH_MACIVIR_VLTI_Pos (20U)
7477#define ETH_MACIVIR_VLTI_Msk (0x1UL << ETH_MACIVIR_VLTI_Pos)
7478#define ETH_MACIVIR_VLTI ETH_MACIVIR_VLTI_Msk /* VLAN Tag Input */
7479#define ETH_MACIVIR_CSVL_Pos (19U)
7480#define ETH_MACIVIR_CSVL_Msk (0x1UL << ETH_MACIVIR_CSVL_Pos)
7481#define ETH_MACIVIR_CSVL ETH_MACIVIR_CSVL_Msk /* C-VLAN or S-VLAN */
7482#define ETH_MACIVIR_VLP_Pos (18U)
7483#define ETH_MACIVIR_VLP_Msk (0x1UL << ETH_MACIVIR_VLP_Pos)
7484#define ETH_MACIVIR_VLP ETH_MACIVIR_VLP_Msk /* VLAN Priority Control */
7485#define ETH_MACIVIR_VLC_Pos (16U)
7486#define ETH_MACIVIR_VLC_Msk (0x3UL << ETH_MACIVIR_VLC_Pos)
7487#define ETH_MACIVIR_VLC ETH_MACIVIR_VLC_Msk /* VLAN Tag Control in Transmit Packets */
7488#define ETH_MACIVIR_VLC_NOVLANTAG (0U) /* No VLAN tag deletion, insertion, or replacement */
7489#define ETH_MACIVIR_VLC_VLANTAGDELETE_Pos (16U)
7490#define ETH_MACIVIR_VLC_VLANTAGDELETE_Msk (0x1UL << ETH_MACIVIR_VLC_VLANTAGDELETE_Pos)
7491#define ETH_MACIVIR_VLC_VLANTAGDELETE ETH_MACIVIR_VLC_VLANTAGDELETE_Msk /* VLAN tag deletion */
7492#define ETH_MACIVIR_VLC_VLANTAGINSERT_Pos (17U)
7493#define ETH_MACIVIR_VLC_VLANTAGINSERT_Msk (0x1UL << ETH_MACIVIR_VLC_VLANTAGINSERT_Pos)
7494#define ETH_MACIVIR_VLC_VLANTAGINSERT ETH_MACIVIR_VLC_VLANTAGINSERT_Msk /* VLAN tag insertion */
7495#define ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos (16U)
7496#define ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk (0x3UL << ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos)
7497#define ETH_MACIVIR_VLC_VLANTAGREPLACE ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk /* VLAN tag replacement */
7498#define ETH_MACIVIR_VLT_Pos (0U)
7499#define ETH_MACIVIR_VLT_Msk (0xFFFFUL << ETH_MACIVIR_VLT_Pos)
7500#define ETH_MACIVIR_VLT ETH_MACIVIR_VLT_Msk /* VLAN Tag for Transmit Packets */
7501#define ETH_MACIVIR_VLT_UP_Pos (13U)
7502#define ETH_MACIVIR_VLT_UP_Msk (0x7UL << ETH_MACIVIR_VLT_UP_Pos)
7503#define ETH_MACIVIR_VLT_UP ETH_MACIVIR_VLT_UP_Msk /* User Priority */
7504#define ETH_MACIVIR_VLT_CFIDEI_Pos (12U)
7505#define ETH_MACIVIR_VLT_CFIDEI_Msk (0x1UL << ETH_MACIVIR_VLT_CFIDEI_Pos)
7506#define ETH_MACIVIR_VLT_CFIDEI ETH_MACIVIR_VLT_CFIDEI_Msk /* Canonical Format Indicator or Drop Eligible Indicator */
7507#define ETH_MACIVIR_VLT_VID_Pos (0U)
7508#define ETH_MACIVIR_VLT_VID_Msk (0xFFFUL << ETH_MACIVIR_VLT_VID_Pos)
7509#define ETH_MACIVIR_VLT_VID ETH_MACIVIR_VLT_VID_Msk /* VLAN Identifier field of VLAN tag */
7510
7511/* Bit definition for Ethernet MAC Tx Flow Ctrl Register */
7512#define ETH_MACTFCR_PT_Pos (16U)
7513#define ETH_MACTFCR_PT_Msk (0xFFFFUL << ETH_MACTFCR_PT_Pos)
7514#define ETH_MACTFCR_PT ETH_MACTFCR_PT_Msk /* Pause Time */
7515#define ETH_MACTFCR_DZPQ_Pos (7U)
7516#define ETH_MACTFCR_DZPQ_Msk (0x1UL << ETH_MACTFCR_DZPQ_Pos)
7517#define ETH_MACTFCR_DZPQ ETH_MACTFCR_DZPQ_Msk /* Disable Zero-Quanta Pause */
7518#define ETH_MACTFCR_PLT_Pos (4U)
7519#define ETH_MACTFCR_PLT_Msk (0x7UL << ETH_MACTFCR_PLT_Pos)
7520#define ETH_MACTFCR_PLT ETH_MACTFCR_PLT_Msk /* Pause Low Threshold */
7521#define ETH_MACTFCR_PLT_MINUS4 (0U) /* Pause time minus 4 slot times */
7522#define ETH_MACTFCR_PLT_MINUS28_Pos (4U)
7523#define ETH_MACTFCR_PLT_MINUS28_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS28_Pos)
7524#define ETH_MACTFCR_PLT_MINUS28 ETH_MACTFCR_PLT_MINUS28_Msk /* Pause time minus 28 slot times */
7525#define ETH_MACTFCR_PLT_MINUS36_Pos (5U)
7526#define ETH_MACTFCR_PLT_MINUS36_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS36_Pos)
7527#define ETH_MACTFCR_PLT_MINUS36 ETH_MACTFCR_PLT_MINUS36_Msk /* Pause time minus 36 slot times */
7528#define ETH_MACTFCR_PLT_MINUS144_Pos (4U)
7529#define ETH_MACTFCR_PLT_MINUS144_Msk (0x3UL << ETH_MACTFCR_PLT_MINUS144_Pos)
7530#define ETH_MACTFCR_PLT_MINUS144 ETH_MACTFCR_PLT_MINUS144_Msk /* Pause time minus 144 slot times */
7531#define ETH_MACTFCR_PLT_MINUS256_Pos (6U)
7532#define ETH_MACTFCR_PLT_MINUS256_Msk (0x1UL << ETH_MACTFCR_PLT_MINUS256_Pos)
7533#define ETH_MACTFCR_PLT_MINUS256 ETH_MACTFCR_PLT_MINUS256_Msk /* Pause time minus 256 slot times */
7534#define ETH_MACTFCR_PLT_MINUS512_Pos (4U)
7535#define ETH_MACTFCR_PLT_MINUS512_Msk (0x5UL << ETH_MACTFCR_PLT_MINUS512_Pos)
7536#define ETH_MACTFCR_PLT_MINUS512 ETH_MACTFCR_PLT_MINUS512_Msk /* Pause time minus 512 slot times */
7537#define ETH_MACTFCR_TFE_Pos (1U)
7538#define ETH_MACTFCR_TFE_Msk (0x1UL << ETH_MACTFCR_TFE_Pos)
7539#define ETH_MACTFCR_TFE ETH_MACTFCR_TFE_Msk /* Transmit Flow Control Enable */
7540#define ETH_MACTFCR_FCB_Pos (0U)
7541#define ETH_MACTFCR_FCB_Msk (0x1UL << ETH_MACTFCR_FCB_Pos)
7542#define ETH_MACTFCR_FCB ETH_MACTFCR_FCB_Msk /* Flow Control Busy or Backpressure Activate */
7543
7544/* Bit definition for Ethernet MAC Rx Flow Ctrl Register */
7545#define ETH_MACRFCR_UP_Pos (1U)
7546#define ETH_MACRFCR_UP_Msk (0x1UL << ETH_MACRFCR_UP_Pos)
7547#define ETH_MACRFCR_UP ETH_MACRFCR_UP_Msk /* Unicast Pause Packet Detect */
7548#define ETH_MACRFCR_RFE_Pos (0U)
7549#define ETH_MACRFCR_RFE_Msk (0x1UL << ETH_MACRFCR_RFE_Pos)
7550#define ETH_MACRFCR_RFE ETH_MACRFCR_RFE_Msk /* Receive Flow Control Enable */
7551
7552/* Bit definition for Ethernet MAC Interrupt Status Register */
7553#define ETH_MACISR_RXSTSIS_Pos (14U)
7554#define ETH_MACISR_RXSTSIS_Msk (0x1UL << ETH_MACISR_RXSTSIS_Pos)
7555#define ETH_MACISR_RXSTSIS ETH_MACISR_RXSTSIS_Msk /* Receive Status Interrupt */
7556#define ETH_MACISR_TXSTSIS_Pos (13U)
7557#define ETH_MACISR_TXSTSIS_Msk (0x1UL << ETH_MACISR_TXSTSIS_Pos)
7558#define ETH_MACISR_TXSTSIS ETH_MACISR_TXSTSIS_Msk /* Transmit Status Interrupt */
7559#define ETH_MACISR_TSIS_Pos (12U)
7560#define ETH_MACISR_TSIS_Msk (0x1UL << ETH_MACISR_TSIS_Pos)
7561#define ETH_MACISR_TSIS ETH_MACISR_TSIS_Msk /* Timestamp Interrupt Status */
7562#define ETH_MACISR_MMCTXIS_Pos (10U)
7563#define ETH_MACISR_MMCTXIS_Msk (0x1UL << ETH_MACISR_MMCTXIS_Pos)
7564#define ETH_MACISR_MMCTXIS ETH_MACISR_MMCTXIS_Msk /* MMC Transmit Interrupt Status */
7565#define ETH_MACISR_MMCRXIS_Pos (9U)
7566#define ETH_MACISR_MMCRXIS_Msk (0x1UL << ETH_MACISR_MMCRXIS_Pos)
7567#define ETH_MACISR_MMCRXIS ETH_MACISR_MMCRXIS_Msk /* MMC Receive Interrupt Status */
7568#define ETH_MACISR_MMCIS_Pos (8U)
7569#define ETH_MACISR_MMCIS_Msk (0x1UL << ETH_MACISR_MMCIS_Pos)
7570#define ETH_MACISR_MMCIS ETH_MACISR_MMCIS_Msk /* MMC Interrupt Status */
7571#define ETH_MACISR_LPIIS_Pos (5U)
7572#define ETH_MACISR_LPIIS_Msk (0x1UL << ETH_MACISR_LPIIS_Pos)
7573#define ETH_MACISR_LPIIS ETH_MACISR_LPIIS_Msk /* LPI Interrupt Status */
7574#define ETH_MACISR_PMTIS_Pos (4U)
7575#define ETH_MACISR_PMTIS_Msk (0x1UL << ETH_MACISR_PMTIS_Pos)
7576#define ETH_MACISR_PMTIS ETH_MACISR_PMTIS_Msk /* PMT Interrupt Status */
7577#define ETH_MACISR_PHYIS_Pos (3U)
7578#define ETH_MACISR_PHYIS_Msk (0x1UL << ETH_MACISR_PHYIS_Pos)
7579#define ETH_MACISR_PHYIS ETH_MACISR_PHYIS_Msk /* PHY Interrupt */
7580
7581/* Bit definition for Ethernet MAC Interrupt Enable Register */
7582#define ETH_MACIER_RXSTSIE_Pos (14U)
7583#define ETH_MACIER_RXSTSIE_Msk (0x1UL << ETH_MACIER_RXSTSIE_Pos)
7584#define ETH_MACIER_RXSTSIE ETH_MACIER_RXSTSIE_Msk /* Receive Status Interrupt Enable */
7585#define ETH_MACIER_TXSTSIE_Pos (13U)
7586#define ETH_MACIER_TXSTSIE_Msk (0x1UL << ETH_MACIER_TXSTSIE_Pos)
7587#define ETH_MACIER_TXSTSIE ETH_MACIER_TXSTSIE_Msk /* Transmit Status Interrupt Enable */
7588#define ETH_MACIER_TSIE_Pos (12U)
7589#define ETH_MACIER_TSIE_Msk (0x1UL << ETH_MACIER_TSIE_Pos)
7590#define ETH_MACIER_TSIE ETH_MACIER_TSIE_Msk /* Timestamp Interrupt Enable */
7591#define ETH_MACIER_LPIIE_Pos (5U)
7592#define ETH_MACIER_LPIIE_Msk (0x1UL << ETH_MACIER_LPIIE_Pos)
7593#define ETH_MACIER_LPIIE ETH_MACIER_LPIIE_Msk /* LPI Interrupt Enable */
7594#define ETH_MACIER_PMTIE_Pos (4U)
7595#define ETH_MACIER_PMTIE_Msk (0x1UL << ETH_MACIER_PMTIE_Pos)
7596#define ETH_MACIER_PMTIE ETH_MACIER_PMTIE_Msk /* PMT Interrupt Enable */
7597#define ETH_MACIER_PHYIE_Pos (3U)
7598#define ETH_MACIER_PHYIE_Msk (0x1UL << ETH_MACIER_PHYIE_Pos)
7599#define ETH_MACIER_PHYIE ETH_MACIER_PHYIE_Msk /* PHY Interrupt Enable */
7600
7601/* Bit definition for Ethernet MAC Rx Tx Status Register */
7602#define ETH_MACRXTXSR_RWT_Pos (8U)
7603#define ETH_MACRXTXSR_RWT_Msk (0x1UL << ETH_MACRXTXSR_RWT_Pos)
7604#define ETH_MACRXTXSR_RWT ETH_MACRXTXSR_RWT_Msk /* Receive Watchdog Timeout */
7605#define ETH_MACRXTXSR_EXCOL_Pos (5U)
7606#define ETH_MACRXTXSR_EXCOL_Msk (0x1UL << ETH_MACRXTXSR_EXCOL_Pos)
7607#define ETH_MACRXTXSR_EXCOL ETH_MACRXTXSR_EXCOL_Msk /* Excessive Collisions */
7608#define ETH_MACRXTXSR_LCOL_Pos (4U)
7609#define ETH_MACRXTXSR_LCOL_Msk (0x1UL << ETH_MACRXTXSR_LCOL_Pos)
7610#define ETH_MACRXTXSR_LCOL ETH_MACRXTXSR_LCOL_Msk /* Late Collision */
7611#define ETH_MACRXTXSR_EXDEF_Pos (3U)
7612#define ETH_MACRXTXSR_EXDEF_Msk (0x1UL << ETH_MACRXTXSR_EXDEF_Pos)
7613#define ETH_MACRXTXSR_EXDEF ETH_MACRXTXSR_EXDEF_Msk /* Excessive Deferral */
7614#define ETH_MACRXTXSR_LCARR_Pos (2U)
7615#define ETH_MACRXTXSR_LCARR_Msk (0x1UL << ETH_MACRXTXSR_LCARR_Pos)
7616#define ETH_MACRXTXSR_LCARR ETH_MACRXTXSR_LCARR_Msk /* Loss of Carrier */
7617#define ETH_MACRXTXSR_NCARR_Pos (1U)
7618#define ETH_MACRXTXSR_NCARR_Msk (0x1UL << ETH_MACRXTXSR_NCARR_Pos)
7619#define ETH_MACRXTXSR_NCARR ETH_MACRXTXSR_NCARR_Msk /* No Carrier */
7620#define ETH_MACRXTXSR_TJT_Pos (0U)
7621#define ETH_MACRXTXSR_TJT_Msk (0x1UL << ETH_MACRXTXSR_TJT_Pos)
7622#define ETH_MACRXTXSR_TJT ETH_MACRXTXSR_TJT_Msk /* Transmit Jabber Timeout */
7623
7624/* Bit definition for Ethernet MAC PMT Control Status Register */
7625#define ETH_MACPCSR_RWKFILTRST_Pos (31U)
7626#define ETH_MACPCSR_RWKFILTRST_Msk (0x1UL << ETH_MACPCSR_RWKFILTRST_Pos)
7627#define ETH_MACPCSR_RWKFILTRST ETH_MACPCSR_RWKFILTRST_Msk /* Remote Wake-Up Packet Filter Register Pointer Reset */
7628#define ETH_MACPCSR_RWKPTR_Pos (24U)
7629#define ETH_MACPCSR_RWKPTR_Msk (0x1FUL << ETH_MACPCSR_RWKPTR_Pos)
7630#define ETH_MACPCSR_RWKPTR ETH_MACPCSR_RWKPTR_Msk /* Remote Wake-up FIFO Pointer */
7631#define ETH_MACPCSR_RWKPFE_Pos (10U)
7632#define ETH_MACPCSR_RWKPFE_Msk (0x1UL << ETH_MACPCSR_RWKPFE_Pos)
7633#define ETH_MACPCSR_RWKPFE ETH_MACPCSR_RWKPFE_Msk /* Remote Wake-up Packet Forwarding Enable */
7634#define ETH_MACPCSR_GLBLUCAST_Pos (9U)
7635#define ETH_MACPCSR_GLBLUCAST_Msk (0x1UL << ETH_MACPCSR_GLBLUCAST_Pos)
7636#define ETH_MACPCSR_GLBLUCAST ETH_MACPCSR_GLBLUCAST_Msk /* Global Unicast */
7637#define ETH_MACPCSR_RWKPRCVD_Pos (6U)
7638#define ETH_MACPCSR_RWKPRCVD_Msk (0x1UL << ETH_MACPCSR_RWKPRCVD_Pos)
7639#define ETH_MACPCSR_RWKPRCVD ETH_MACPCSR_RWKPRCVD_Msk /* Remote Wake-Up Packet Received */
7640#define ETH_MACPCSR_MGKPRCVD_Pos (5U)
7641#define ETH_MACPCSR_MGKPRCVD_Msk (0x1UL << ETH_MACPCSR_MGKPRCVD_Pos)
7642#define ETH_MACPCSR_MGKPRCVD ETH_MACPCSR_MGKPRCVD_Msk /* Magic Packet Received */
7643#define ETH_MACPCSR_RWKPKTEN_Pos (2U)
7644#define ETH_MACPCSR_RWKPKTEN_Msk (0x1UL << ETH_MACPCSR_RWKPKTEN_Pos)
7645#define ETH_MACPCSR_RWKPKTEN ETH_MACPCSR_RWKPKTEN_Msk /* Remote Wake-Up Packet Enable */
7646#define ETH_MACPCSR_MGKPKTEN_Pos (1U)
7647#define ETH_MACPCSR_MGKPKTEN_Msk (0x1UL << ETH_MACPCSR_MGKPKTEN_Pos)
7648#define ETH_MACPCSR_MGKPKTEN ETH_MACPCSR_MGKPKTEN_Msk /* Magic Packet Enable */
7649#define ETH_MACPCSR_PWRDWN_Pos (0U)
7650#define ETH_MACPCSR_PWRDWN_Msk (0x1UL << ETH_MACPCSR_PWRDWN_Pos)
7651#define ETH_MACPCSR_PWRDWN ETH_MACPCSR_PWRDWN_Msk /* Power Down */
7652
7653/* Bit definition for Ethernet MAC Remote Wake-Up Packet Filter Register */
7654#define ETH_MACRWUPFR_D_Pos (0U)
7655#define ETH_MACRWUPFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUPFR_D_Pos)
7656#define ETH_MACRWUPFR_D ETH_MACRWUPFR_D_Msk /* Wake-up Packet filter register data */
7657
7658/* Bit definition for Ethernet MAC LPI Control Status Register */
7659#define ETH_MACLCSR_LPITCSE_Pos (21U)
7660#define ETH_MACLCSR_LPITCSE_Msk (0x1UL << ETH_MACLCSR_LPITCSE_Pos)
7661#define ETH_MACLCSR_LPITCSE ETH_MACLCSR_LPITCSE_Msk /* LPI Tx Clock Stop Enable */
7662#define ETH_MACLCSR_LPITE_Pos (20U)
7663#define ETH_MACLCSR_LPITE_Msk (0x1UL << ETH_MACLCSR_LPITE_Pos)
7664#define ETH_MACLCSR_LPITE ETH_MACLCSR_LPITE_Msk /* LPI Timer Enable */
7665#define ETH_MACLCSR_LPITXA_Pos (19U)
7666#define ETH_MACLCSR_LPITXA_Msk (0x1UL << ETH_MACLCSR_LPITXA_Pos)
7667#define ETH_MACLCSR_LPITXA ETH_MACLCSR_LPITXA_Msk /* LPI Tx Automate */
7668#define ETH_MACLCSR_PLS_Pos (17U)
7669#define ETH_MACLCSR_PLS_Msk (0x1UL << ETH_MACLCSR_PLS_Pos)
7670#define ETH_MACLCSR_PLS ETH_MACLCSR_PLS_Msk /* PHY Link Status */
7671#define ETH_MACLCSR_LPIEN_Pos (16U)
7672#define ETH_MACLCSR_LPIEN_Msk (0x1UL << ETH_MACLCSR_LPIEN_Pos)
7673#define ETH_MACLCSR_LPIEN ETH_MACLCSR_LPIEN_Msk /* LPI Enable */
7674#define ETH_MACLCSR_RLPIST_Pos (9U)
7675#define ETH_MACLCSR_RLPIST_Msk (0x1UL << ETH_MACLCSR_RLPIST_Pos)
7676#define ETH_MACLCSR_RLPIST ETH_MACLCSR_RLPIST_Msk /* Receive LPI State */
7677#define ETH_MACLCSR_TLPIST_Pos (8U)
7678#define ETH_MACLCSR_TLPIST_Msk (0x1UL << ETH_MACLCSR_TLPIST_Pos)
7679#define ETH_MACLCSR_TLPIST ETH_MACLCSR_TLPIST_Msk /* Transmit LPI State */
7680#define ETH_MACLCSR_RLPIEX_Pos (3U)
7681#define ETH_MACLCSR_RLPIEX_Msk (0x1UL << ETH_MACLCSR_RLPIEX_Pos)
7682#define ETH_MACLCSR_RLPIEX ETH_MACLCSR_RLPIEX_Msk /* Receive LPI Exit */
7683#define ETH_MACLCSR_RLPIEN_Pos (2U)
7684#define ETH_MACLCSR_RLPIEN_Msk (0x1UL << ETH_MACLCSR_RLPIEN_Pos)
7685#define ETH_MACLCSR_RLPIEN ETH_MACLCSR_RLPIEN_Msk /* Receive LPI Entry */
7686#define ETH_MACLCSR_TLPIEX_Pos (1U)
7687#define ETH_MACLCSR_TLPIEX_Msk (0x1UL << ETH_MACLCSR_TLPIEX_Pos)
7688#define ETH_MACLCSR_TLPIEX ETH_MACLCSR_TLPIEX_Msk /* Transmit LPI Exit */
7689#define ETH_MACLCSR_TLPIEN_Pos (0U)
7690#define ETH_MACLCSR_TLPIEN_Msk (0x1UL << ETH_MACLCSR_TLPIEN_Pos)
7691#define ETH_MACLCSR_TLPIEN ETH_MACLCSR_TLPIEN_Msk /* Transmit LPI Entry */
7692
7693/* Bit definition for Ethernet MAC LPI Timers Control Register */
7694#define ETH_MACLTCR_LST_Pos (16U)
7695#define ETH_MACLTCR_LST_Msk (0x3FFUL << ETH_MACLTCR_LST_Pos)
7696#define ETH_MACLTCR_LST ETH_MACLTCR_LST_Msk /* LPI LS TIMER */
7697#define ETH_MACLTCR_TWT_Pos (0U)
7698#define ETH_MACLTCR_TWT_Msk (0xFFFFUL << ETH_MACLTCR_TWT_Pos)
7699#define ETH_MACLTCR_TWT ETH_MACLTCR_TWT_Msk /* LPI TW TIMER */
7700
7701/* Bit definition for Ethernet MAC LPI Entry Timer Register */
7702#define ETH_MACLETR_LPIET_Pos (0U)
7703#define ETH_MACLETR_LPIET_Msk (0xFFFFFUL << ETH_MACLETR_LPIET_Pos)
7704#define ETH_MACLETR_LPIET ETH_MACLETR_LPIET_Msk /* LPI Entry Timer */
7705
7706/* Bit definition for Ethernet MAC 1US Tic Counter Register */
7707#define ETH_MAC1USTCR_TIC1USCNTR_Pos (0U)
7708#define ETH_MAC1USTCR_TIC1USCNTR_Msk (0xFFFUL << ETH_MAC1USTCR_TIC1USCNTR_Pos)
7709#define ETH_MAC1USTCR_TIC1USCNTR ETH_MAC1USTCR_TIC1USCNTR_Msk /* 1US TIC Counter */
7710
7711/* Bit definition for Ethernet MAC Version Register */
7712#define ETH_MACVR_USERVER_Pos (8U)
7713#define ETH_MACVR_USERVER_Msk (0xFFUL << ETH_MACVR_USERVER_Pos)
7714#define ETH_MACVR_USERVER ETH_MACVR_USERVER_Msk /* User-defined Version */
7715#define ETH_MACVR_SNPSVER_Pos (0U)
7716#define ETH_MACVR_SNPSVER_Msk (0xFFUL << ETH_MACVR_SNPSVER_Pos)
7717#define ETH_MACVR_SNPSVER ETH_MACVR_SNPSVER_Msk /* Synopsys-defined Version */
7718
7719/* Bit definition for Ethernet MAC Debug Register */
7720#define ETH_MACDR_TFCSTS_Pos (17U)
7721#define ETH_MACDR_TFCSTS_Msk (0x3UL << ETH_MACDR_TFCSTS_Pos)
7722#define ETH_MACDR_TFCSTS ETH_MACDR_TFCSTS_Msk /* MAC Transmit Packet Controller Status */
7723#define ETH_MACDR_TFCSTS_IDLE (0U) /* Idle state */
7724#define ETH_MACDR_TFCSTS_WAIT_Pos (17U)
7725#define ETH_MACDR_TFCSTS_WAIT_Msk (0x1UL << ETH_MACDR_TFCSTS_WAIT_Pos)
7726#define ETH_MACDR_TFCSTS_WAIT ETH_MACDR_TFCSTS_WAIT_Msk /* Waiting for status of the previous packet, IPG or backoff period to be over */
7727#define ETH_MACDR_TFCSTS_GENERATEPCP_Pos (18U)
7728#define ETH_MACDR_TFCSTS_GENERATEPCP_Msk (0x1UL << ETH_MACDR_TFCSTS_GENERATEPCP_Pos)
7729#define ETH_MACDR_TFCSTS_GENERATEPCP ETH_MACDR_TFCSTS_GENERATEPCP_Msk /* Generating and transmitting a Pause control packet */
7730#define ETH_MACDR_TFCSTS_TRASFERIP_Pos (17U)
7731#define ETH_MACDR_TFCSTS_TRASFERIP_Msk (0x3UL << ETH_MACDR_TFCSTS_TRASFERIP_Pos)
7732#define ETH_MACDR_TFCSTS_TRASFERIP ETH_MACDR_TFCSTS_TRASFERIP_Msk /* Transferring input packet for transmission */
7733#define ETH_MACDR_TPESTS_Pos (16U)
7734#define ETH_MACDR_TPESTS_Msk (0x1UL << ETH_MACDR_TPESTS_Pos)
7735#define ETH_MACDR_TPESTS ETH_MACDR_TPESTS_Msk /* MAC Receive Packet Controller FIFO Status */
7736#define ETH_MACDR_RFCFCSTS_Pos (1U)
7737#define ETH_MACDR_RFCFCSTS_Msk (0x3UL << ETH_MACDR_RFCFCSTS_Pos)
7738#define ETH_MACDR_RFCFCSTS ETH_MACDR_RFCFCSTS_Msk /* MAC MII Transmit Protocol Engine Status */
7739#define ETH_MACDR_RPESTS_Pos (0U)
7740#define ETH_MACDR_RPESTS_Msk (0x1UL << ETH_MACDR_RPESTS_Pos)
7741#define ETH_MACDR_RPESTS ETH_MACDR_RPESTS_Msk /* MAC MII Receive Protocol Engine Status */
7742
7743/* Bit definition for Ethernet MAC HW Feature0 Register */
7744#define ETH_MACHWF0R_ACTPHYSEL_Pos (28U)
7745#define ETH_MACHWF0R_ACTPHYSEL_Msk (0x7UL << ETH_MACHWF0R_ACTPHYSEL_Pos)
7746#define ETH_MACHWF0R_ACTPHYSEL ETH_MACHWF0R_ACTPHYSEL_Msk /* Active PHY Selected */
7747#define ETH_MACHWF0R_ACTPHYSEL_MII (0U) /* MII */
7748#define ETH_MACHWF0R_ACTPHYSEL_RMII_Pos (30U)
7749#define ETH_MACHWF0R_ACTPHYSEL_RMII_Msk (0x1UL << ETH_MACHWF0R_ACTPHYSEL_RMII_Pos)
7750#define ETH_MACHWF0R_ACTPHYSEL_RMII ETH_MACHWF0R_ACTPHYSEL_RMII_Msk /* RMII */
7751#define ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos (28U)
7752#define ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk (0x7UL << ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos)
7753#define ETH_MACHWF0R_ACTPHYSEL_REVMII ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk /* RevMII */
7754#define ETH_MACHWF0R_SAVLANINS_Pos (27U)
7755#define ETH_MACHWF0R_SAVLANINS_Msk (0x1UL << ETH_MACHWF0R_SAVLANINS_Pos)
7756#define ETH_MACHWF0R_SAVLANINS ETH_MACHWF0R_SAVLANINS_Msk /* Source Address or VLAN Insertion Enable */
7757#define ETH_MACHWF0R_TSSTSSEL_Pos (25U)
7758#define ETH_MACHWF0R_TSSTSSEL_Msk (0x3UL << ETH_MACHWF0R_TSSTSSEL_Pos)
7759#define ETH_MACHWF0R_TSSTSSEL ETH_MACHWF0R_TSSTSSEL_Msk /* Timestamp System Time Source */
7760#define ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos (25U)
7761#define ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk (0x1UL << ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos)
7762#define ETH_MACHWF0R_TSSTSSEL_INTERNAL ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk /* Timestamp System Time Source: Internal */
7763#define ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos (26U)
7764#define ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk (0x1UL << ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos)
7765#define ETH_MACHWF0R_TSSTSSEL_EXTERNAL ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk /* Timestamp System Time Source: External */
7766#define ETH_MACHWF0R_TSSTSSEL_BOTH_Pos (25U)
7767#define ETH_MACHWF0R_TSSTSSEL_BOTH_Msk (0x3UL << ETH_MACHWF0R_TSSTSSEL_BOTH_Pos)
7768#define ETH_MACHWF0R_TSSTSSEL_BOTH ETH_MACHWF0R_TSSTSSEL_BOTH_Msk /* Timestamp System Time Source: Internal & External */
7769#define ETH_MACHWF0R_MACADR64SEL_Pos (24U)
7770#define ETH_MACHWF0R_MACADR64SEL_Msk (0x1UL << ETH_MACHWF0R_MACADR64SEL_Pos)
7771#define ETH_MACHWF0R_MACADR64SEL ETH_MACHWF0R_MACADR64SEL_Msk /* MAC Addresses 64-127 Selected */
7772#define ETH_MACHWF0R_MACADR32SEL_Pos (23U)
7773#define ETH_MACHWF0R_MACADR32SEL_Msk (0x1UL << ETH_MACHWF0R_MACADR32SEL_Pos)
7774#define ETH_MACHWF0R_MACADR32SEL ETH_MACHWF0R_MACADR32SEL_Msk /* MAC Addresses 32-63 Selected */
7775#define ETH_MACHWF0R_ADDMACADRSEL_Pos (18U)
7776#define ETH_MACHWF0R_ADDMACADRSEL_Msk (0x1FUL << ETH_MACHWF0R_ADDMACADRSEL_Pos)
7777#define ETH_MACHWF0R_ADDMACADRSEL ETH_MACHWF0R_ADDMACADRSEL_Msk /* MAC Addresses 1- 31 Selected */
7778#define ETH_MACHWF0R_RXCOESEL_Pos (16U)
7779#define ETH_MACHWF0R_RXCOESEL_Msk (0x1UL << ETH_MACHWF0R_RXCOESEL_Pos)
7780#define ETH_MACHWF0R_RXCOESEL ETH_MACHWF0R_RXCOESEL_Msk /* Receive Checksum Offload Enabled */
7781#define ETH_MACHWF0R_TXCOESEL_Pos (14U)
7782#define ETH_MACHWF0R_TXCOESEL_Msk (0x1UL << ETH_MACHWF0R_TXCOESEL_Pos)
7783#define ETH_MACHWF0R_TXCOESEL ETH_MACHWF0R_TXCOESEL_Msk /* Transmit Checksum Offload Enabled */
7784#define ETH_MACHWF0R_EEESEL_Pos (13U)
7785#define ETH_MACHWF0R_EEESEL_Msk (0x1UL << ETH_MACHWF0R_EEESEL_Pos)
7786#define ETH_MACHWF0R_EEESEL ETH_MACHWF0R_EEESEL_Msk /* Energy Efficient Ethernet Enabled */
7787#define ETH_MACHWF0R_TSSEL_Pos (12U)
7788#define ETH_MACHWF0R_TSSEL_Msk (0x1UL << ETH_MACHWF0R_TSSEL_Pos)
7789#define ETH_MACHWF0R_TSSEL ETH_MACHWF0R_TSSEL_Msk /* IEEE 1588-2008 Timestamp Enabled */
7790#define ETH_MACHWF0R_ARPOFFSEL_Pos (9U)
7791#define ETH_MACHWF0R_ARPOFFSEL_Msk (0x1UL << ETH_MACHWF0R_ARPOFFSEL_Pos)
7792#define ETH_MACHWF0R_ARPOFFSEL ETH_MACHWF0R_ARPOFFSEL_Msk /* ARP Offload Enabled */
7793#define ETH_MACHWF0R_MMCSEL_Pos (8U)
7794#define ETH_MACHWF0R_MMCSEL_Msk (0x1UL << ETH_MACHWF0R_MMCSEL_Pos)
7795#define ETH_MACHWF0R_MMCSEL ETH_MACHWF0R_MMCSEL_Msk /* RMON Module Enable */
7796#define ETH_MACHWF0R_MGKSEL_Pos (7U)
7797#define ETH_MACHWF0R_MGKSEL_Msk (0x1UL << ETH_MACHWF0R_MGKSEL_Pos)
7798#define ETH_MACHWF0R_MGKSEL ETH_MACHWF0R_MGKSEL_Msk /* PMT Magic Packet Enable */
7799#define ETH_MACHWF0R_RWKSEL_Pos (6U)
7800#define ETH_MACHWF0R_RWKSEL_Msk (0x1UL << ETH_MACHWF0R_RWKSEL_Pos)
7801#define ETH_MACHWF0R_RWKSEL ETH_MACHWF0R_RWKSEL_Msk /* PMT Remote Wake-up Packet Enable */
7802#define ETH_MACHWF0R_SMASEL_Pos (5U)
7803#define ETH_MACHWF0R_SMASEL_Msk (0x1UL << ETH_MACHWF0R_SMASEL_Pos)
7804#define ETH_MACHWF0R_SMASEL ETH_MACHWF0R_SMASEL_Msk /* SMA (MDIO) Interface */
7805#define ETH_MACHWF0R_VLHASH_Pos (4U)
7806#define ETH_MACHWF0R_VLHASH_Msk (0x1UL << ETH_MACHWF0R_VLHASH_Pos)
7807#define ETH_MACHWF0R_VLHASH ETH_MACHWF0R_VLHASH_Msk /* VLAN Hash Filter Selected */
7808#define ETH_MACHWF0R_PCSSEL_Pos (3U)
7809#define ETH_MACHWF0R_PCSSEL_Msk (0x1UL << ETH_MACHWF0R_PCSSEL_Pos)
7810#define ETH_MACHWF0R_PCSSEL ETH_MACHWF0R_PCSSEL_Msk /* PCS Registers (TBI, SGMII, or RTBI PHY interface) */
7811#define ETH_MACHWF0R_HDSEL_Pos (2U)
7812#define ETH_MACHWF0R_HDSEL_Msk (0x1UL << ETH_MACHWF0R_HDSEL_Pos)
7813#define ETH_MACHWF0R_HDSEL ETH_MACHWF0R_HDSEL_Msk /* Half-duplex Support */
7814#define ETH_MACHWF0R_GMIISEL_Pos (1U)
7815#define ETH_MACHWF0R_GMIISEL_Msk (0x1UL << ETH_MACHWF0R_GMIISEL_Pos)
7816#define ETH_MACHWF0R_GMIISEL ETH_MACHWF0R_GMIISEL_Msk /* 1000 Mbps Support */
7817#define ETH_MACHWF0R_MIISEL_Pos (0U)
7818#define ETH_MACHWF0R_MIISEL_Msk (0x1UL << ETH_MACHWF0R_MIISEL_Pos)
7819#define ETH_MACHWF0R_MIISEL ETH_MACHWF0R_MIISEL_Msk /* 10 or 100 Mbps Support */
7820
7821/* Bit definition for Ethernet MAC HW Feature1 Register */
7822#define ETH_MACHWF1R_L3L4FNUM_Pos (27U)
7823#define ETH_MACHWF1R_L3L4FNUM_Msk (0xFUL << ETH_MACHWF1R_L3L4FNUM_Pos)
7824#define ETH_MACHWF1R_L3L4FNUM ETH_MACHWF1R_L3L4FNUM_Msk /* Total number of L3 or L4 Filters */
7825#define ETH_MACHWF1R_HASHTBLSZ_Pos (24U)
7826#define ETH_MACHWF1R_HASHTBLSZ_Msk (0x3UL << ETH_MACHWF1R_HASHTBLSZ_Pos)
7827#define ETH_MACHWF1R_HASHTBLSZ ETH_MACHWF1R_HASHTBLSZ_Msk /* Hash Table Size */
7828#define ETH_MACHWF1R_AVSEL_Pos (20U)
7829#define ETH_MACHWF1R_AVSEL_Msk (0x1UL << ETH_MACHWF1R_AVSEL_Pos)
7830#define ETH_MACHWF1R_AVSEL ETH_MACHWF1R_AVSEL_Msk /* AV Feature Enabled */
7831#define ETH_MACHWF1R_DBGMEMA_Pos (19U)
7832#define ETH_MACHWF1R_DBGMEMA_Msk (0x1UL << ETH_MACHWF1R_DBGMEMA_Pos)
7833#define ETH_MACHWF1R_DBGMEMA ETH_MACHWF1R_DBGMEMA_Msk /* Debug Memory Interface Enabled */
7834#define ETH_MACHWF1R_TSOEN_Pos (18U)
7835#define ETH_MACHWF1R_TSOEN_Msk (0x1UL << ETH_MACHWF1R_TSOEN_Pos)
7836#define ETH_MACHWF1R_TSOEN ETH_MACHWF1R_TSOEN_Msk /* TCP Segmentation Offload Enable */
7837#define ETH_MACHWF1R_SPHEN_Pos (17U)
7838#define ETH_MACHWF1R_SPHEN_Msk (0x1UL << ETH_MACHWF1R_SPHEN_Pos)
7839#define ETH_MACHWF1R_SPHEN ETH_MACHWF1R_SPHEN_Msk /* Split Header Feature Enable */
7840#define ETH_MACHWF1R_DCBEN_Pos (16U)
7841#define ETH_MACHWF1R_DCBEN_Msk (0x1UL << ETH_MACHWF1R_DCBEN_Pos)
7842#define ETH_MACHWF1R_DCBEN ETH_MACHWF1R_DCBEN_Msk /* DCB Feature Enable */
7843#define ETH_MACHWF1R_ADDR64_Pos (14U)
7844#define ETH_MACHWF1R_ADDR64_Msk (0x3UL << ETH_MACHWF1R_ADDR64_Pos)
7845#define ETH_MACHWF1R_ADDR64 ETH_MACHWF1R_ADDR64_Msk /* Address Width */
7846#define ETH_MACHWF1R_ADDR64_32 (0x0UL << ETH_MACHWF1R_ADDR64_Pos)
7847#define ETH_MACHWF1R_ADDR64_40 (0x1UL << ETH_MACHWF1R_ADDR64_Pos)
7848#define ETH_MACHWF1R_ADDR64_48 (0x2UL << ETH_MACHWF1R_ADDR64_Pos)
7849#define ETH_MACHWF1R_ADVTHWORD_Pos (13U)
7850#define ETH_MACHWF1R_ADVTHWORD_Msk (0x1UL << ETH_MACHWF1R_ADVTHWORD_Pos)
7851#define ETH_MACHWF1R_ADVTHWORD ETH_MACHWF1R_ADVTHWORD_Msk /* IEEE 1588 High Word Register Enable */
7852#define ETH_MACHWF1R_PTOEN_Pos (12U)
7853#define ETH_MACHWF1R_PTOEN_Msk (0x1UL << ETH_MACHWF1R_PTOEN_Pos)
7854#define ETH_MACHWF1R_PTOEN ETH_MACHWF1R_PTOEN_Msk /* PTP Offload Enable */
7855#define ETH_MACHWF1R_OSTEN_Pos (11U)
7856#define ETH_MACHWF1R_OSTEN_Msk (0x1UL << ETH_MACHWF1R_OSTEN_Pos)
7857#define ETH_MACHWF1R_OSTEN ETH_MACHWF1R_OSTEN_Msk /* One-Step Timestamping Enable */
7858#define ETH_MACHWF1R_TXFIFOSIZE_Pos (6U)
7859#define ETH_MACHWF1R_TXFIFOSIZE_Msk (0x1FUL << ETH_MACHWF1R_TXFIFOSIZE_Pos)
7860#define ETH_MACHWF1R_TXFIFOSIZE ETH_MACHWF1R_TXFIFOSIZE_Msk /* MTL Transmit FIFO Size */
7861#define ETH_MACHWF1R_RXFIFOSIZE_Pos (0U)
7862#define ETH_MACHWF1R_RXFIFOSIZE_Msk (0x1FUL << ETH_MACHWF1R_RXFIFOSIZE_Pos)
7863#define ETH_MACHWF1R_RXFIFOSIZE ETH_MACHWF1R_RXFIFOSIZE_Msk /* MTL Receive FIFO Size */
7864
7865/* Bit definition for Ethernet MAC HW Feature2 Register */
7866#define ETH_MACHWF2R_AUXSNAPNUM_Pos (28U)
7867#define ETH_MACHWF2R_AUXSNAPNUM_Msk (0x7UL << ETH_MACHWF2R_AUXSNAPNUM_Pos)
7868#define ETH_MACHWF2R_AUXSNAPNUM ETH_MACHWF2R_AUXSNAPNUM_Msk /* Number of Auxiliary Snapshot Inputs */
7869#define ETH_MACHWF2R_PPSOUTNUM_Pos (24U)
7870#define ETH_MACHWF2R_PPSOUTNUM_Msk (0x7UL << ETH_MACHWF2R_PPSOUTNUM_Pos)
7871#define ETH_MACHWF2R_PPSOUTNUM ETH_MACHWF2R_PPSOUTNUM_Msk /* Number of PPS Outputs */
7872#define ETH_MACHWF2R_TXCHCNT_Pos (18U)
7873#define ETH_MACHWF2R_TXCHCNT_Msk (0xFUL << ETH_MACHWF2R_TXCHCNT_Pos)
7874#define ETH_MACHWF2R_TXCHCNT ETH_MACHWF2R_TXCHCNT_Msk /* Number of DMA Transmit Channels */
7875#define ETH_MACHWF2R_RXCHCNT_Pos (13U)
7876#define ETH_MACHWF2R_RXCHCNT_Msk (0x7UL << ETH_MACHWF2R_RXCHCNT_Pos)
7877#define ETH_MACHWF2R_RXCHCNT ETH_MACHWF2R_RXCHCNT_Msk /* Number of DMA Receive Channels */
7878#define ETH_MACHWF2R_TXQCNT_Pos (6U)
7879#define ETH_MACHWF2R_TXQCNT_Msk (0xFUL << ETH_MACHWF2R_TXQCNT_Pos)
7880#define ETH_MACHWF2R_TXQCNT ETH_MACHWF2R_TXQCNT_Msk /* Number of MTL Transmit Queues */
7881#define ETH_MACHWF2R_RXQCNT_Pos (0U)
7882#define ETH_MACHWF2R_RXQCNT_Msk (0xFUL << ETH_MACHWF2R_RXQCNT_Pos)
7883#define ETH_MACHWF2R_RXQCNT ETH_MACHWF2R_RXQCNT_Msk /* Number of MTL Receive Queues */
7884
7885/* Bit definition for Ethernet MAC MDIO Address Register */
7886#define ETH_MACMDIOAR_PSE_Pos (27U)
7887#define ETH_MACMDIOAR_PSE_Msk (0x1UL << ETH_MACMDIOAR_PSE_Pos)
7888#define ETH_MACMDIOAR_PSE ETH_MACMDIOAR_PSE_Msk /* Preamble Suppression Enable */
7889#define ETH_MACMDIOAR_BTB_Pos (26U)
7890#define ETH_MACMDIOAR_BTB_Msk (0x1UL << ETH_MACMDIOAR_BTB_Pos)
7891#define ETH_MACMDIOAR_BTB ETH_MACMDIOAR_BTB_Msk /* Back to Back transactions */
7892#define ETH_MACMDIOAR_PA_Pos (21U)
7893#define ETH_MACMDIOAR_PA_Msk (0x1FUL << ETH_MACMDIOAR_PA_Pos)
7894#define ETH_MACMDIOAR_PA ETH_MACMDIOAR_PA_Msk /* Physical Layer Address */
7895#define ETH_MACMDIOAR_RDA_Pos (16U)
7896#define ETH_MACMDIOAR_RDA_Msk (0x1FUL << ETH_MACMDIOAR_RDA_Pos)
7897#define ETH_MACMDIOAR_RDA ETH_MACMDIOAR_RDA_Msk /* Register/Device Address */
7898#define ETH_MACMDIOAR_NTC_Pos (12U)
7899#define ETH_MACMDIOAR_NTC_Msk (0x7UL << ETH_MACMDIOAR_NTC_Pos)
7900#define ETH_MACMDIOAR_NTC ETH_MACMDIOAR_NTC_Msk /* Number of Trailing Clocks */
7901#define ETH_MACMDIOAR_CR_Pos (8U)
7902#define ETH_MACMDIOAR_CR_Msk (0xFUL << ETH_MACMDIOAR_CR_Pos)
7903#define ETH_MACMDIOAR_CR ETH_MACMDIOAR_CR_Msk /* CSR Clock Range */
7904#define ETH_MACMDIOAR_CR_DIV42 (0U) /* CSR clock/42 */
7905#define ETH_MACMDIOAR_CR_DIV62_Pos (8U)
7906#define ETH_MACMDIOAR_CR_DIV62_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV62_Pos)
7907#define ETH_MACMDIOAR_CR_DIV62 ETH_MACMDIOAR_CR_DIV62_Msk /* CSR clock/62 */
7908#define ETH_MACMDIOAR_CR_DIV16_Pos (9U)
7909#define ETH_MACMDIOAR_CR_DIV16_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV16_Pos)
7910#define ETH_MACMDIOAR_CR_DIV16 ETH_MACMDIOAR_CR_DIV16_Msk /* CSR clock/16 */
7911#define ETH_MACMDIOAR_CR_DIV26_Pos (8U)
7912#define ETH_MACMDIOAR_CR_DIV26_Msk (0x3UL << ETH_MACMDIOAR_CR_DIV26_Pos)
7913#define ETH_MACMDIOAR_CR_DIV26 ETH_MACMDIOAR_CR_DIV26_Msk /* CSR clock/26 */
7914#define ETH_MACMDIOAR_CR_DIV102_Pos (10U)
7915#define ETH_MACMDIOAR_CR_DIV102_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV102_Pos)
7916#define ETH_MACMDIOAR_CR_DIV102 ETH_MACMDIOAR_CR_DIV102_Msk /* CSR clock/102 */
7917#define ETH_MACMDIOAR_CR_DIV124_Pos (8U)
7918#define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos)
7919#define ETH_MACMDIOAR_CR_DIV124 ETH_MACMDIOAR_CR_DIV124_Msk /* CSR clock/124 */
7920#define ETH_MACMDIOAR_CR_DIV4AR_Pos (11U)
7921#define ETH_MACMDIOAR_CR_DIV4AR_Msk (0x1UL << ETH_MACMDIOAR_CR_DIV4AR_Pos)
7922#define ETH_MACMDIOAR_CR_DIV4AR ETH_MACMDIOAR_CR_DIV4AR_Msk /* CSR clock/4: MDC clock above range specified in IEEE */
7923#define ETH_MACMDIOAR_CR_DIV6AR_Pos (8U)
7924#define ETH_MACMDIOAR_CR_DIV6AR_Msk (0x9UL << ETH_MACMDIOAR_CR_DIV6AR_Pos)
7925#define ETH_MACMDIOAR_CR_DIV6AR ETH_MACMDIOAR_CR_DIV6AR_Msk /* CSR clock/6: MDC clock above range specified in IEEE */
7926#define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U)
7927#define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos)
7928#define ETH_MACMDIOAR_CR_DIV8AR ETH_MACMDIOAR_CR_DIV8AR_Msk /* CSR clock/8: MDC clock above range specified in IEEE */
7929#define ETH_MACMDIOAR_CR_DIV10AR_Pos (8U)
7930#define ETH_MACMDIOAR_CR_DIV10AR_Msk (0xBUL << ETH_MACMDIOAR_CR_DIV10AR_Pos)
7931#define ETH_MACMDIOAR_CR_DIV10AR ETH_MACMDIOAR_CR_DIV10AR_Msk /* CSR clock/10: MDC clock above range specified in IEEE */
7932#define ETH_MACMDIOAR_CR_DIV12AR_Pos (10U)
7933#define ETH_MACMDIOAR_CR_DIV12AR_Msk (0x3UL << ETH_MACMDIOAR_CR_DIV12AR_Pos)
7934#define ETH_MACMDIOAR_CR_DIV12AR ETH_MACMDIOAR_CR_DIV12AR_Msk /* CSR clock/12: MDC clock above range specified in IEEE */
7935#define ETH_MACMDIOAR_CR_DIV14AR_Pos (8U)
7936#define ETH_MACMDIOAR_CR_DIV14AR_Msk (0xDUL << ETH_MACMDIOAR_CR_DIV14AR_Pos)
7937#define ETH_MACMDIOAR_CR_DIV14AR ETH_MACMDIOAR_CR_DIV14AR_Msk /* CSR clock/14: MDC clock above range specified in IEEE */
7938#define ETH_MACMDIOAR_CR_DIV16AR_Pos (9U)
7939#define ETH_MACMDIOAR_CR_DIV16AR_Msk (0x7UL << ETH_MACMDIOAR_CR_DIV16AR_Pos)
7940#define ETH_MACMDIOAR_CR_DIV16AR ETH_MACMDIOAR_CR_DIV16AR_Msk /* CSR clock/16: MDC clock above range specified in IEEE */
7941#define ETH_MACMDIOAR_CR_DIV18AR_Pos (8U)
7942#define ETH_MACMDIOAR_CR_DIV18AR_Msk (0xFUL << ETH_MACMDIOAR_CR_DIV18AR_Pos)
7943#define ETH_MACMDIOAR_CR_DIV18AR ETH_MACMDIOAR_CR_DIV18AR_Msk /* CSR clock/18: MDC clock above range specified in IEEE */
7944#define ETH_MACMDIOAR_SKAP_Pos (4U)
7945#define ETH_MACMDIOAR_SKAP_Msk (0x1UL << ETH_MACMDIOAR_SKAP_Pos)
7946#define ETH_MACMDIOAR_SKAP ETH_MACMDIOAR_SKAP_Msk /* Skip Address Packet */
7947#define ETH_MACMDIOAR_MOC_Pos (2U)
7948#define ETH_MACMDIOAR_MOC_Msk (0x3UL << ETH_MACMDIOAR_MOC_Pos)
7949#define ETH_MACMDIOAR_MOC ETH_MACMDIOAR_MOC_Msk /* MII Operation Command */
7950#define ETH_MACMDIOAR_MOC_WR_Pos (2U)
7951#define ETH_MACMDIOAR_MOC_WR_Msk (0x1UL << ETH_MACMDIOAR_MOC_WR_Pos)
7952#define ETH_MACMDIOAR_MOC_WR ETH_MACMDIOAR_MOC_WR_Msk /* Write */
7953#define ETH_MACMDIOAR_MOC_PRDIA_Pos (3U)
7954#define ETH_MACMDIOAR_MOC_PRDIA_Msk (0x1UL << ETH_MACMDIOAR_MOC_PRDIA_Pos)
7955#define ETH_MACMDIOAR_MOC_PRDIA ETH_MACMDIOAR_MOC_PRDIA_Msk /* Post Read Increment Address for Clause 45 PHY */
7956#define ETH_MACMDIOAR_MOC_RD_Pos (2U)
7957#define ETH_MACMDIOAR_MOC_RD_Msk (0x3UL << ETH_MACMDIOAR_MOC_RD_Pos)
7958#define ETH_MACMDIOAR_MOC_RD ETH_MACMDIOAR_MOC_RD_Msk /* Read */
7959#define ETH_MACMDIOAR_C45E_Pos (1U)
7960#define ETH_MACMDIOAR_C45E_Msk (0x1UL << ETH_MACMDIOAR_C45E_Pos)
7961#define ETH_MACMDIOAR_C45E ETH_MACMDIOAR_C45E_Msk /* Clause 45 PHY Enable */
7962#define ETH_MACMDIOAR_MB_Pos (0U)
7963#define ETH_MACMDIOAR_MB_Msk (0x1UL << ETH_MACMDIOAR_MB_Pos)
7964#define ETH_MACMDIOAR_MB ETH_MACMDIOAR_MB_Msk /* MII Busy */
7965
7966/* Bit definition for Ethernet MAC MDIO Data Register */
7967#define ETH_MACMDIODR_RA_Pos (16U)
7968#define ETH_MACMDIODR_RA_Msk (0xFFFFUL << ETH_MACMDIODR_RA_Pos)
7969#define ETH_MACMDIODR_RA ETH_MACMDIODR_RA_Msk /* Register Address */
7970#define ETH_MACMDIODR_MD_Pos (0U)
7971#define ETH_MACMDIODR_MD_Msk (0xFFFFUL << ETH_MACMDIODR_MD_Pos)
7972#define ETH_MACMDIODR_MD ETH_MACMDIODR_MD_Msk /* MII Data */
7973
7974/* Bit definition for Ethernet ARP Address Register */
7975#define ETH_MACARPAR_ARPPA_Pos (0U)
7976#define ETH_MACARPAR_ARPPA_Msk (0xFFFFFFFFUL << ETH_MACARPAR_ARPPA_Pos)
7977#define ETH_MACARPAR_ARPPA ETH_MACARPAR_ARPPA_Msk /* ARP Protocol Address */
7978
7979/* Bit definition for Ethernet MAC Address 0 High Register */
7980#define ETH_MACA0HR_AE_Pos (31U)
7981#define ETH_MACA0HR_AE_Msk (0x1UL << ETH_MACA0HR_AE_Pos)
7982#define ETH_MACA0HR_AE ETH_MACA0HR_AE_Msk /* Address Enable*/
7983#define ETH_MACA0HR_ADDRHI_Pos (0U)
7984#define ETH_MACA0HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA0HR_ADDRHI_Pos)
7985#define ETH_MACA0HR_ADDRHI ETH_MACA0HR_ADDRHI_Msk /* MAC Address 0*/
7986
7987/* Bit definition for Ethernet MAC Address 0 Low Register */
7988#define ETH_MACA0LR_ADDRLO_Pos (0U)
7989#define ETH_MACA0LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA0LR_ADDRLO_Pos)
7990#define ETH_MACA0LR_ADDRLO ETH_MACA0LR_ADDRLO_Msk /* MAC Address 0*/
7991
7992/* Bit definition for Ethernet MAC Address 1 High Register */
7993#define ETH_MACA1HR_AE_Pos (31U)
7994#define ETH_MACA1HR_AE_Msk (0x1UL << ETH_MACA1HR_AE_Pos)
7995#define ETH_MACA1HR_AE ETH_MACA1HR_AE_Msk /* Address Enable*/
7996#define ETH_MACA1HR_SA_Pos (30U)
7997#define ETH_MACA1HR_SA_Msk (0x1UL << ETH_MACA1HR_SA_Pos)
7998#define ETH_MACA1HR_SA ETH_MACA1HR_SA_Msk /* Source Address */
7999#define ETH_MACA1HR_MBC_Pos (24U)
8000#define ETH_MACA1HR_MBC_Msk (0x3FUL << ETH_MACA1HR_MBC_Pos)
8001#define ETH_MACA1HR_MBC ETH_MACA1HR_MBC_Msk /* Mask Byte Control */
8002#define ETH_MACA1HR_ADDRHI_Pos (0U)
8003#define ETH_MACA1HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA1HR_ADDRHI_Pos)
8004#define ETH_MACA1HR_ADDRHI ETH_MACA1HR_ADDRHI_Msk /* MAC Address 1*/
8005
8006/* Bit definition for Ethernet MAC Address 1 Low Register */
8007#define ETH_MACA1LR_ADDRLO_Pos (0U)
8008#define ETH_MACA1LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA1LR_ADDRLO_Pos)
8009#define ETH_MACA1LR_ADDRLO ETH_MACA1LR_ADDRLO_Msk /* MAC Address 1*/
8010
8011/* Bit definition for Ethernet MAC Address 2 High Register */
8012#define ETH_MACA2HR_AE_Pos (31U)
8013#define ETH_MACA2HR_AE_Msk (0x1UL << ETH_MACA2HR_AE_Pos)
8014#define ETH_MACA2HR_AE ETH_MACA2HR_AE_Msk /* Address Enable*/
8015#define ETH_MACA2HR_SA_Pos (30U)
8016#define ETH_MACA2HR_SA_Msk (0x1UL << ETH_MACA2HR_SA_Pos)
8017#define ETH_MACA2HR_SA ETH_MACA2HR_SA_Msk /* Source Address */
8018#define ETH_MACA2HR_MBC_Pos (24U)
8019#define ETH_MACA2HR_MBC_Msk (0x3FUL << ETH_MACA2HR_MBC_Pos)
8020#define ETH_MACA2HR_MBC ETH_MACA2HR_MBC_Msk /* Mask Byte Control */
8021#define ETH_MACA2HR_ADDRHI_Pos (0U)
8022#define ETH_MACA2HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA2HR_ADDRHI_Pos)
8023#define ETH_MACA2HR_ADDRHI ETH_MACA2HR_ADDRHI_Msk /* MAC Address 1*/
8024
8025/* Bit definition for Ethernet MAC Address 2 Low Register */
8026#define ETH_MACA2LR_ADDRLO_Pos (0U)
8027#define ETH_MACA2LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA2LR_ADDRLO_Pos)
8028#define ETH_MACA2LR_ADDRLO ETH_MACA2LR_ADDRLO_Msk /* MAC Address 2*/
8029
8030/* Bit definition for Ethernet MAC Address 3 High Register */
8031#define ETH_MACA3HR_AE_Pos (31U)
8032#define ETH_MACA3HR_AE_Msk (0x1UL << ETH_MACA3HR_AE_Pos)
8033#define ETH_MACA3HR_AE ETH_MACA3HR_AE_Msk /* Address Enable*/
8034#define ETH_MACA3HR_SA_Pos (30U)
8035#define ETH_MACA3HR_SA_Msk (0x1UL << ETH_MACA3HR_SA_Pos)
8036#define ETH_MACA3HR_SA ETH_MACA3HR_SA_Msk /* Source Address */
8037#define ETH_MACA3HR_MBC_Pos (24U)
8038#define ETH_MACA3HR_MBC_Msk (0x3FUL << ETH_MACA3HR_MBC_Pos)
8039#define ETH_MACA3HR_MBC ETH_MACA3HR_MBC_Msk /* Mask Byte Control */
8040#define ETH_MACA3HR_ADDRHI_Pos (0U)
8041#define ETH_MACA3HR_ADDRHI_Msk (0xFFFFUL << ETH_MACA3HR_ADDRHI_Pos)
8042#define ETH_MACA3HR_ADDRHI ETH_MACA3HR_ADDRHI_Msk /* MAC Address 1*/
8043
8044/* Bit definition for Ethernet MAC Address 3 Low Register */
8045#define ETH_MACA3LR_ADDRLO_Pos (0U)
8046#define ETH_MACA3LR_ADDRLO_Msk (0xFFFFFFFFUL << ETH_MACA3LR_ADDRLO_Pos)
8047#define ETH_MACA3LR_ADDRLO ETH_MACA3LR_ADDRLO_Msk /* MAC Address 3*/
8048
8049/* Bit definition for Ethernet MAC Address High Register */
8050#define ETH_MACAHR_AE_Pos (31U)
8051#define ETH_MACAHR_AE_Msk (0x1UL << ETH_MACAHR_AE_Pos)
8052#define ETH_MACAHR_AE ETH_MACAHR_AE_Msk /* Address enable */
8053#define ETH_MACAHR_SA_Pos (30U)
8054#define ETH_MACAHR_SA_Msk (0x1UL << ETH_MACAHR_SA_Pos)
8055#define ETH_MACAHR_SA ETH_MACAHR_SA_Msk /* Source address */
8056#define ETH_MACAHR_MBC_Pos (24U)
8057#define ETH_MACAHR_MBC_Msk (0x3FUL << ETH_MACAHR_MBC_Pos)
8058#define ETH_MACAHR_MBC ETH_MACAHR_MBC_Msk /* Mask byte control: bits to mask for comparison of the MAC Address bytes */
8059#define ETH_MACAHR_MBC_HBITS15_8 (0x20000000U) /* Mask MAC Address high reg bits [15:8] */
8060#define ETH_MACAHR_MBC_HBITS7_0 (0x10000000U) /* Mask MAC Address high reg bits [7:0] */
8061#define ETH_MACAHR_MBC_LBITS31_24 (0x08000000U) /* Mask MAC Address low reg bits [31:24] */
8062#define ETH_MACAHR_MBC_LBITS23_16 (0x04000000U) /* Mask MAC Address low reg bits [23:16] */
8063#define ETH_MACAHR_MBC_LBITS15_8 (0x02000000U) /* Mask MAC Address low reg bits [15:8] */
8064#define ETH_MACAHR_MBC_LBITS7_0 (0x01000000U) /* Mask MAC Address low reg bits [7:0] */
8065#define ETH_MACAHR_MACAH_Pos (0U)
8066#define ETH_MACAHR_MACAH_Msk (0xFFFFUL << ETH_MACAHR_MACAH_Pos)
8067#define ETH_MACAHR_MACAH ETH_MACAHR_MACAH_Msk /* MAC address high */
8068
8069/* Bit definition for Ethernet MAC Address Low Register */
8070#define ETH_MACALR_MACAL_Pos (0U)
8071#define ETH_MACALR_MACAL_Msk (0xFFFFFFFFUL << ETH_MACALR_MACAL_Pos)
8072#define ETH_MACALR_MACAL ETH_MACALR_MACAL_Msk /* MAC address low */
8073
8074/* Bit definition for Ethernet MMC Control Register */
8075#define ETH_MMCCR_UCDBC_Pos (8U)
8076#define ETH_MMCCR_UCDBC_Msk (0x1UL << ETH_MMCCR_UCDBC_Pos)
8077#define ETH_MMCCR_UCDBC ETH_MMCCR_UCDBC_Msk /* Update MMC Counters for Dropped Broadcast Packets */
8078#define ETH_MMCCR_CNTPRSTLVL_Pos (5U)
8079#define ETH_MMCCR_CNTPRSTLVL_Msk (0x1UL << ETH_MMCCR_CNTPRSTLVL_Pos)
8080#define ETH_MMCCR_CNTPRSTLVL ETH_MMCCR_CNTPRSTLVL_Msk /* Full-Half Preset */
8081#define ETH_MMCCR_CNTPRST_Pos (4U)
8082#define ETH_MMCCR_CNTPRST_Msk (0x1UL << ETH_MMCCR_CNTPRST_Pos)
8083#define ETH_MMCCR_CNTPRST ETH_MMCCR_CNTPRST_Msk /* Counters Reset */
8084#define ETH_MMCCR_CNTFREEZ_Pos (3U)
8085#define ETH_MMCCR_CNTFREEZ_Msk (0x1UL << ETH_MMCCR_CNTFREEZ_Pos)
8086#define ETH_MMCCR_CNTFREEZ ETH_MMCCR_CNTFREEZ_Msk /* MMC Counter Freeze */
8087#define ETH_MMCCR_RSTONRD_Pos (2U)
8088#define ETH_MMCCR_RSTONRD_Msk (0x1UL << ETH_MMCCR_RSTONRD_Pos)
8089#define ETH_MMCCR_RSTONRD ETH_MMCCR_RSTONRD_Msk /* Reset On Read */
8090#define ETH_MMCCR_CNTSTOPRO_Pos (1U)
8091#define ETH_MMCCR_CNTSTOPRO_Msk (0x1UL << ETH_MMCCR_CNTSTOPRO_Pos)
8092#define ETH_MMCCR_CNTSTOPRO ETH_MMCCR_CNTSTOPRO_Msk /* Counter Stop Rollover */
8093#define ETH_MMCCR_CNTRST_Pos (0U)
8094#define ETH_MMCCR_CNTRST_Msk (0x1UL << ETH_MMCCR_CNTRST_Pos)
8095#define ETH_MMCCR_CNTRST ETH_MMCCR_CNTRST_Msk /* Counters Reset */
8096
8097/* Bit definition for Ethernet MMC Rx Interrupt Register */
8098#define ETH_MMCRIR_RXLPITRCIS_Pos (27U)
8099#define ETH_MMCRIR_RXLPITRCIS_Msk (0x1UL << ETH_MMCRIR_RXLPITRCIS_Pos)
8100#define ETH_MMCRIR_RXLPITRCIS ETH_MMCRIR_RXLPITRCIS_Msk /* MMC Receive LPI transition counter interrupt status */
8101#define ETH_MMCRIR_RXLPIUSCIS_Pos (26U)
8102#define ETH_MMCRIR_RXLPIUSCIS_Msk (0x1UL << ETH_MMCRIR_RXLPIUSCIS_Pos)
8103#define ETH_MMCRIR_RXLPIUSCIS ETH_MMCRIR_RXLPIUSCIS_Msk /* MMC Receive LPI microsecond counter interrupt status */
8104#define ETH_MMCRIR_RXUCGPIS_Pos (17U)
8105#define ETH_MMCRIR_RXUCGPIS_Msk (0x1UL << ETH_MMCRIR_RXUCGPIS_Pos)
8106#define ETH_MMCRIR_RXUCGPIS ETH_MMCRIR_RXUCGPIS_Msk /* MMC Receive Unicast Good Packet Counter Interrupt Status */
8107#define ETH_MMCRIR_RXALGNERPIS_Pos (6U)
8108#define ETH_MMCRIR_RXALGNERPIS_Msk (0x1UL << ETH_MMCRIR_RXALGNERPIS_Pos)
8109#define ETH_MMCRIR_RXALGNERPIS ETH_MMCRIR_RXALGNERPIS_Msk /* MMC Receive Alignment Error Packet Counter Interrupt Status */
8110#define ETH_MMCRIR_RXCRCERPIS_Pos (5U)
8111#define ETH_MMCRIR_RXCRCERPIS_Msk (0x1UL << ETH_MMCRIR_RXCRCERPIS_Pos)
8112#define ETH_MMCRIR_RXCRCERPIS ETH_MMCRIR_RXCRCERPIS_Msk /* MMC Receive CRC Error Packet Counter Interrupt Status */
8113
8114/* Bit definition for Ethernet MMC Tx Interrupt Register */
8115#define ETH_MMCTIR_TXLPITRCIS_Pos (27U)
8116#define ETH_MMCTIR_TXLPITRCIS_Msk (0x1UL << ETH_MMCTIR_TXLPITRCIS_Pos)
8117#define ETH_MMCTIR_TXLPITRCIS ETH_MMCTIR_TXLPITRCIS_Msk /* MMC Transmit LPI transition counter interrupt status */
8118#define ETH_MMCTIR_TXLPIUSCIS_Pos (26U)
8119#define ETH_MMCTIR_TXLPIUSCIS_Msk (0x1UL << ETH_MMCTIR_TXLPIUSCIS_Pos)
8120#define ETH_MMCTIR_TXLPIUSCIS ETH_MMCTIR_TXLPIUSCIS_Msk /* MMC Transmit LPI microsecond counter interrupt status */
8121#define ETH_MMCTIR_TXGPKTIS_Pos (21U)
8122#define ETH_MMCTIR_TXGPKTIS_Msk (0x1UL << ETH_MMCTIR_TXGPKTIS_Pos)
8123#define ETH_MMCTIR_TXGPKTIS ETH_MMCTIR_TXGPKTIS_Msk /* MMC Transmit Good Packet Counter Interrupt Status */
8124#define ETH_MMCTIR_TXMCOLGPIS_Pos (15U)
8125#define ETH_MMCTIR_TXMCOLGPIS_Msk (0x1UL << ETH_MMCTIR_TXMCOLGPIS_Pos)
8126#define ETH_MMCTIR_TXMCOLGPIS ETH_MMCTIR_TXMCOLGPIS_Msk /* MMC Transmit Multiple Collision Good Packet Counter Interrupt Status */
8127#define ETH_MMCTIR_TXSCOLGPIS_Pos (14U)
8128#define ETH_MMCTIR_TXSCOLGPIS_Msk (0x1UL << ETH_MMCTIR_TXSCOLGPIS_Pos)
8129#define ETH_MMCTIR_TXSCOLGPIS ETH_MMCTIR_TXSCOLGPIS_Msk /* MMC Transmit Single Collision Good Packet Counter Interrupt Status */
8130
8131/* Bit definition for Ethernet MMC Rx interrupt Mask register */
8132#define ETH_MMCRIMR_RXLPITRCIM_Pos (27U)
8133#define ETH_MMCRIMR_RXLPITRCIM_Msk (0x1UL << ETH_MMCRIMR_RXLPITRCIM_Pos)
8134#define ETH_MMCRIMR_RXLPITRCIM ETH_MMCRIMR_RXLPITRCIM_Msk /* MMC Receive LPI transition counter interrupt Mask */
8135#define ETH_MMCRIMR_RXLPIUSCIM_Pos (26U)
8136#define ETH_MMCRIMR_RXLPIUSCIM_Msk (0x1UL << ETH_MMCRIMR_RXLPIUSCIM_Pos)
8137#define ETH_MMCRIMR_RXLPIUSCIM ETH_MMCRIMR_RXLPIUSCIM_Msk /* MMC Receive LPI microsecond counter interrupt Mask */
8138#define ETH_MMCRIMR_RXUCGPIM_Pos (17U)
8139#define ETH_MMCRIMR_RXUCGPIM_Msk (0x1UL << ETH_MMCRIMR_RXUCGPIM_Pos)
8140#define ETH_MMCRIMR_RXUCGPIM ETH_MMCRIMR_RXUCGPIM_Msk /* MMC Receive Unicast Good Packet Counter Interrupt Mask */
8141#define ETH_MMCRIMR_RXALGNERPIM_Pos (6U)
8142#define ETH_MMCRIMR_RXALGNERPIM_Msk (0x1UL << ETH_MMCRIMR_RXALGNERPIM_Pos)
8143#define ETH_MMCRIMR_RXALGNERPIM ETH_MMCRIMR_RXALGNERPIM_Msk /* MMC Receive Alignment Error Packet Counter Interrupt Mask */
8144#define ETH_MMCRIMR_RXCRCERPIM_Pos (5U)
8145#define ETH_MMCRIMR_RXCRCERPIM_Msk (0x1UL << ETH_MMCRIMR_RXCRCERPIM_Pos)
8146#define ETH_MMCRIMR_RXCRCERPIM ETH_MMCRIMR_RXCRCERPIM_Msk /* MMC Receive CRC Error Packet Counter Interrupt Mask */
8147
8148/* Bit definition for Ethernet MMC Tx Interrupt Mask Register */
8149#define ETH_MMCTIMR_TXLPITRCIM_Pos (27U)
8150#define ETH_MMCTIMR_TXLPITRCIM_Msk (0x1UL << ETH_MMCTIMR_TXLPITRCIM_Pos)
8151#define ETH_MMCTIMR_TXLPITRCIM ETH_MMCTIMR_TXLPITRCIM_Msk /* MMC Transmit LPI transition counter interrupt Mask*/
8152#define ETH_MMCTIMR_TXLPIUSCIM_Pos (26U)
8153#define ETH_MMCTIMR_TXLPIUSCIM_Msk (0x1UL << ETH_MMCTIMR_TXLPIUSCIM_Pos)
8154#define ETH_MMCTIMR_TXLPIUSCIM ETH_MMCTIMR_TXLPIUSCIM_Msk /* MMC Transmit LPI microsecond counter interrupt Mask*/
8155#define ETH_MMCTIMR_TXGPKTIM_Pos (21U)
8156#define ETH_MMCTIMR_TXGPKTIM_Msk (0x1UL << ETH_MMCTIMR_TXGPKTIM_Pos)
8157#define ETH_MMCTIMR_TXGPKTIM ETH_MMCTIMR_TXGPKTIM_Msk /* MMC Transmit Good Packet Counter Interrupt Mask*/
8158#define ETH_MMCTIMR_TXMCOLGPIM_Pos (15U)
8159#define ETH_MMCTIMR_TXMCOLGPIM_Msk (0x1UL << ETH_MMCTIMR_TXMCOLGPIM_Pos)
8160#define ETH_MMCTIMR_TXMCOLGPIM ETH_MMCTIMR_TXMCOLGPIM_Msk /* MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask */
8161#define ETH_MMCTIMR_TXSCOLGPIM_Pos (14U)
8162#define ETH_MMCTIMR_TXSCOLGPIM_Msk (0x1UL << ETH_MMCTIMR_TXSCOLGPIM_Pos)
8163#define ETH_MMCTIMR_TXSCOLGPIM ETH_MMCTIMR_TXSCOLGPIM_Msk /* MMC Transmit Single Collision Good Packet Counter Interrupt Mask */
8164
8165/* Bit definition for Ethernet MMC Tx Single Collision Good Packets Register */
8166#define ETH_MMCTSCGPR_TXSNGLCOLG_Pos (0U)
8167#define ETH_MMCTSCGPR_TXSNGLCOLG_msk (0xFFFFFFFFUL << ETH_MMCTSCGPR_TXSNGLCOLG_Pos)
8168#define ETH_MMCTSCGPR_TXSNGLCOLG ETH_MMCTSCGPR_TXSNGLCOLG_msk /* Tx Single Collision Good Packets */
8169
8170/* Bit definition for Ethernet MMC Tx Multiple Collision Good Packets Register */
8171#define ETH_MMCTMCGPR_TXMULTCOLG_Pos (0U)
8172#define ETH_MMCTMCGPR_TXMULTCOLG_msk (0xFFFFFFFFUL << ETH_MMCTMCGPR_TXMULTCOLG_Pos)
8173#define ETH_MMCTMCGPR_TXMULTCOLG ETH_MMCTMCGPR_TXMULTCOLG_msk /* Tx Multiple Collision Good Packets */
8174
8175/* Bit definition for Ethernet MMC Tx Packet Count Good Register */
8176#define ETH_MMCTPCGR_TXPKTG_Pos (0U)
8177#define ETH_MMCTPCGR_TXPKTG_msk (0xFFFFFFFFUL << ETH_MMCTPCGR_TXPKTG_Pos)
8178#define ETH_MMCTPCGR_TXPKTG ETH_MMCTPCGR_TXPKTG_msk /* Tx Packet Count Good */
8179
8180/* Bit definition for Ethernet MMC Rx CRC Error Packets Register */
8181#define ETH_MMCRCRCEPR_RXCRCERR_Pos (0U)
8182#define ETH_MMCRCRCEPR_RXCRCERR_msk (0xFFFFFFFFUL << ETH_MMCRCRCEPR_RXCRCERR_Pos)
8183#define ETH_MMCRCRCEPR_RXCRCERR ETH_MMCRCRCEPR_RXCRCERR_msk /* Rx CRC Error Packets */
8184
8185/* Bit definition for Ethernet MMC Rx alignment error packets register */
8186#define ETH_MMCRAEPR_RXALGNERR_Pos (0U)
8187#define ETH_MMCRAEPR_RXALGNERR_msk (0xFFFFFFFFUL << ETH_MMCRAEPR_RXALGNERR_Pos)
8188#define ETH_MMCRAEPR_RXALGNERR ETH_MMCRAEPR_RXALGNERR_msk /* Rx Alignment Error Packets */
8189
8190/* Bit definition for Ethernet MMC Rx Unicast Packets Good Register */
8191#define ETH_MMCRUPGR_RXUCASTG_Pos (0U)
8192#define ETH_MMCRUPGR_RXUCASTG_msk (0xFFFFFFFFUL << ETH_MMCRUPGR_RXUCASTG_Pos)
8193#define ETH_MMCRUPGR_RXUCASTG ETH_MMCRUPGR_RXUCASTG_msk /* Rx Unicast Packets Good */
8194
8195/* Bit definition for Ethernet MMC Tx LPI Microsecond Timer Register */
8196#define ETH_MMCTLPIMSTR_TXLPIUSC_Pos (0U)
8197#define ETH_MMCTLPIMSTR_TXLPIUSC_msk (0xFFFFFFFFUL << ETH_MMCTLPIMSTR_TXLPIUSC_Pos)
8198#define ETH_MMCTLPIMSTR_TXLPIUSC ETH_MMCTLPIMSTR_TXLPIUSC_msk /* Tx LPI Microseconds Counter */
8199
8200/* Bit definition for Ethernet MMC Tx LPI Transition Counter Register */
8201#define ETH_MMCTLPITCR_TXLPITRC_Pos (0U)
8202#define ETH_MMCTLPITCR_TXLPITRC_msk (0xFFFFFFFFUL << ETH_MMCTLPITCR_TXLPITRC_Pos)
8203#define ETH_MMCTLPITCR_TXLPITRC ETH_MMCTLPITCR_TXLPITRC_msk /* Tx LPI Transition counter */
8204
8205/* Bit definition for Ethernet MMC Rx LPI Microsecond Counter Register */
8206#define ETH_MMCRLPIMSTR_RXLPIUSC_Pos (0U)
8207#define ETH_MMCRLPIMSTR_RXLPIUSC_msk (0xFFFFFFFFUL << ETH_MMCRLPIMSTR_RXLPIUSC_Pos)
8208#define ETH_MMCRLPIMSTR_RXLPIUSC ETH_MMCRLPIMSTR_RXLPIUSC_msk /* Rx LPI Microseconds Counter */
8209
8210/* Bit definition for Ethernet MMC Rx LPI Transition Counter Register */
8211#define ETH_MMCRLPITCR_RXLPITRC_Pos (0U)
8212#define ETH_MMCRLPITCR_RXLPITRC_msk (0xFFFFFFFFUL << ETH_MMCRLPITCR_RXLPITRC_Pos)
8213#define ETH_MMCRLPITCR_RXLPITRC ETH_MMCRLPITCR_RXLPITRC_msk /* Rx LPI Transition counter */
8214
8215/* Bit definition for Ethernet MAC L3 L4 Control Register */
8216#define ETH_MACL3L4CR_L4DPIM_Pos (21U)
8217#define ETH_MACL3L4CR_L4DPIM_Msk (0x1UL << ETH_MACL3L4CR_L4DPIM_Pos)
8218#define ETH_MACL3L4CR_L4DPIM ETH_MACL3L4CR_L4DPIM_Msk /* Layer 4 Destination Port Inverse Match Enable */
8219#define ETH_MACL3L4CR_L4DPM_Pos (20U)
8220#define ETH_MACL3L4CR_L4DPM_Msk (0x1UL << ETH_MACL3L4CR_L4DPM_Pos)
8221#define ETH_MACL3L4CR_L4DPM ETH_MACL3L4CR_L4DPM_Msk /* Layer 4 Destination Port Match Enable */
8222#define ETH_MACL3L4CR_L4SPIM_Pos (19U)
8223#define ETH_MACL3L4CR_L4SPIM_Msk (0x1UL << ETH_MACL3L4CR_L4SPIM_Pos)
8224#define ETH_MACL3L4CR_L4SPIM ETH_MACL3L4CR_L4SPIM_Msk /* Layer 4 Source Port Inverse Match Enable */
8225#define ETH_MACL3L4CR_L4SPM_Pos (18U)
8226#define ETH_MACL3L4CR_L4SPM_Msk (0x1UL << ETH_MACL3L4CR_L4SPM_Pos)
8227#define ETH_MACL3L4CR_L4SPM ETH_MACL3L4CR_L4SPM_Msk /* Layer 4 Source Port Match Enable */
8228#define ETH_MACL3L4CR_L4PEN_Pos (16U)
8229#define ETH_MACL3L4CR_L4PEN_Msk (0x1UL << ETH_MACL3L4CR_L4PEN_Pos)
8230#define ETH_MACL3L4CR_L4PEN ETH_MACL3L4CR_L4PEN_Msk /* Layer 4 Protocol Enable */
8231#define ETH_MACL3L4CR_L3HDBM_Pos (11U)
8232#define ETH_MACL3L4CR_L3HDBM_Msk (0x1FUL << ETH_MACL3L4CR_L3HDBM_Pos)
8233#define ETH_MACL3L4CR_L3HDBM ETH_MACL3L4CR_L3HDBM_Msk /* Layer 3 IP DA Higher Bits Match */
8234#define ETH_MACL3L4CR_L3HSBM_Pos (6U)
8235#define ETH_MACL3L4CR_L3HSBM_Msk (0x1FUL << ETH_MACL3L4CR_L3HSBM_Pos)
8236#define ETH_MACL3L4CR_L3HSBM ETH_MACL3L4CR_L3HSBM_Msk /* Layer 3 IP SA Higher Bits Match */
8237#define ETH_MACL3L4CR_L3DAIM_Pos (5U)
8238#define ETH_MACL3L4CR_L3DAIM_Msk (0x1UL << ETH_MACL3L4CR_L3DAIM_Pos)
8239#define ETH_MACL3L4CR_L3DAIM ETH_MACL3L4CR_L3DAIM_Msk /* Layer 3 IP DA Inverse Match Enable */
8240#define ETH_MACL3L4CR_L3DAM_Pos (4U)
8241#define ETH_MACL3L4CR_L3DAM_Msk (0x1UL << ETH_MACL3L4CR_L3DAM_Pos)
8242#define ETH_MACL3L4CR_L3DAM ETH_MACL3L4CR_L3DAM_Msk /* Layer 3 IP DA Match Enable */
8243#define ETH_MACL3L4CR_L3SAIM_Pos (3U)
8244#define ETH_MACL3L4CR_L3SAIM_Msk (0x1UL << ETH_MACL3L4CR_L3SAIM_Pos)
8245#define ETH_MACL3L4CR_L3SAIM ETH_MACL3L4CR_L3SAIM_Msk /* Layer 3 IP SA Inverse Match Enable */
8246#define ETH_MACL3L4CR_L3SAM_Pos (2U)
8247#define ETH_MACL3L4CR_L3SAM_Msk (0x1UL << ETH_MACL3L4CR_L3SAM_Pos)
8248#define ETH_MACL3L4CR_L3SAM ETH_MACL3L4CR_L3SAM_Msk /* Layer 3 IP SA Match Enable*/
8249#define ETH_MACL3L4CR_L3PEN_Pos (0U)
8250#define ETH_MACL3L4CR_L3PEN_Msk (0x1UL << ETH_MACL3L4CR_L3PEN_Pos)
8251#define ETH_MACL3L4CR_L3PEN ETH_MACL3L4CR_L3PEN_Msk /* Layer 3 Protocol Enable */
8252
8253/* Bit definition for Ethernet MAC L4 Address Register */
8254#define ETH_MACL4AR_L4DP_Pos (16U)
8255#define ETH_MACL4AR_L4DP_Msk (0xFFFFUL << ETH_MACL4AR_L4DP_Pos)
8256#define ETH_MACL4AR_L4DP ETH_MACL4AR_L4DP_Msk /* Layer 4 Destination Port Number Field */
8257#define ETH_MACL4AR_L4SP_Pos (0U)
8258#define ETH_MACL4AR_L4SP_Msk (0xFFFFUL << ETH_MACL4AR_L4SP_Pos)
8259#define ETH_MACL4AR_L4SP ETH_MACL4AR_L4SP_Msk /* Layer 4 Source Port Number Field */
8260
8261/* Bit definition for Ethernet MAC L3 Address0 Register */
8262#define ETH_MACL3A0R_L3A0_Pos (0U)
8263#define ETH_MACL3A0R_L3A0_Msk (0xFFFFFFFFUL << ETH_MACL3A0R_L3A0_Pos)
8264#define ETH_MACL3A0R_L3A0 ETH_MACL3A0R_L3A0_Msk /* Layer 3 Address 0 Field */
8265
8266/* Bit definition for Ethernet MAC L4 Address1 Register */
8267#define ETH_MACL3A1R_L3A1_Pos (0U)
8268#define ETH_MACL3A1R_L3A1_Msk (0xFFFFFFFFUL << ETH_MACL3A1R_L3A1_Pos)
8269#define ETH_MACL3A1R_L3A1 ETH_MACL3A1R_L3A1_Msk /* Layer 3 Address 1 Field */
8270
8271/* Bit definition for Ethernet MAC L4 Address2 Register */
8272#define ETH_MACL3A2R_L3A2_Pos (0U)
8273#define ETH_MACL3A2R_L3A2_Msk (0xFFFFFFFFUL << ETH_MACL3A2R_L3A2_Pos)
8274#define ETH_MACL3A2R_L3A2 ETH_MACL3A2R_L3A2_Msk /* Layer 3 Address 2 Field */
8275
8276/* Bit definition for Ethernet MAC L4 Address3 Register */
8277#define ETH_MACL3A3R_L3A3_Pos (0U)
8278#define ETH_MACL3A3R_L3A3_Msk (0xFFFFFFFFUL << ETH_MACL3A3R_L3A3_Pos)
8279#define ETH_MACL3A3R_L3A3 ETH_MACL3A3R_L3A3_Msk /* Layer 3 Address 3 Field */
8280
8281/* Bit definition for Ethernet MAC Timestamp Control Register */
8282#define ETH_MACTSCR_TXTSSTSM_Pos (24U)
8283#define ETH_MACTSCR_TXTSSTSM_Msk (0x1UL << ETH_MACTSCR_TXTSSTSM_Pos)
8284#define ETH_MACTSCR_TXTSSTSM ETH_MACTSCR_TXTSSTSM_Msk /* Transmit Timestamp Status Mode */
8285#define ETH_MACTSCR_CSC_Pos (19U)
8286#define ETH_MACTSCR_CSC_Msk (0x1UL << ETH_MACTSCR_CSC_Pos)
8287#define ETH_MACTSCR_CSC ETH_MACTSCR_CSC_Msk /* Enable checksum correction during OST for PTP over UDP/IPv4 packets */
8288#define ETH_MACTSCR_TSENMACADDR_Pos (18U)
8289#define ETH_MACTSCR_TSENMACADDR_Msk (0x1UL << ETH_MACTSCR_TSENMACADDR_Pos)
8290#define ETH_MACTSCR_TSENMACADDR ETH_MACTSCR_TSENMACADDR_Msk /* Enable MAC Address for PTP Packet Filtering */
8291#define ETH_MACTSCR_SNAPTYPSEL_Pos (16U)
8292#define ETH_MACTSCR_SNAPTYPSEL_Msk (0x3UL << ETH_MACTSCR_SNAPTYPSEL_Pos)
8293#define ETH_MACTSCR_SNAPTYPSEL ETH_MACTSCR_SNAPTYPSEL_Msk /* Select PTP packets for Taking Snapshots */
8294#define ETH_MACTSCR_TSMSTRENA_Pos (15U)
8295#define ETH_MACTSCR_TSMSTRENA_Msk (0x1UL << ETH_MACTSCR_TSMSTRENA_Pos)
8296#define ETH_MACTSCR_TSMSTRENA ETH_MACTSCR_TSMSTRENA_Msk /* Enable Snapshot for Messages Relevant to Master */
8297#define ETH_MACTSCR_TSEVNTENA_Pos (14U)
8298#define ETH_MACTSCR_TSEVNTENA_Msk (0x1UL << ETH_MACTSCR_TSEVNTENA_Pos)
8299#define ETH_MACTSCR_TSEVNTENA ETH_MACTSCR_TSEVNTENA_Msk /* Enable Timestamp Snapshot for Event Messages */
8300#define ETH_MACTSCR_TSIPV4ENA_Pos (13U)
8301#define ETH_MACTSCR_TSIPV4ENA_Msk (0x1UL << ETH_MACTSCR_TSIPV4ENA_Pos)
8302#define ETH_MACTSCR_TSIPV4ENA ETH_MACTSCR_TSIPV4ENA_Msk /* Enable Processing of PTP Packets Sent over IPv4-UDP */
8303#define ETH_MACTSCR_TSIPV6ENA_Pos (12U)
8304#define ETH_MACTSCR_TSIPV6ENA_Msk (0x1UL << ETH_MACTSCR_TSIPV6ENA_Pos)
8305#define ETH_MACTSCR_TSIPV6ENA ETH_MACTSCR_TSIPV6ENA_Msk /* Enable Processing of PTP Packets Sent over IPv6-UDP */
8306#define ETH_MACTSCR_TSIPENA_Pos (11U)
8307#define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos)
8308#define ETH_MACTSCR_TSIPENA ETH_MACTSCR_TSIPENA_Msk /* Enable Processing of PTP over Ethernet Packets */
8309#define ETH_MACTSCR_TSVER2ENA_Pos (10U)
8310#define ETH_MACTSCR_TSVER2ENA_Msk (0x1UL << ETH_MACTSCR_TSVER2ENA_Pos)
8311#define ETH_MACTSCR_TSVER2ENA ETH_MACTSCR_TSVER2ENA_Msk /* Enable PTP Packet Processing for Version 2 Format */
8312#define ETH_MACTSCR_TSCTRLSSR_Pos (9U)
8313#define ETH_MACTSCR_TSCTRLSSR_Msk (0x1UL << ETH_MACTSCR_TSCTRLSSR_Pos)
8314#define ETH_MACTSCR_TSCTRLSSR ETH_MACTSCR_TSCTRLSSR_Msk /* Timestamp Digital or Binary Rollover Control */
8315#define ETH_MACTSCR_TSENALL_Pos (8U)
8316#define ETH_MACTSCR_TSENALL_Msk (0x1UL << ETH_MACTSCR_TSENALL_Pos)
8317#define ETH_MACTSCR_TSENALL ETH_MACTSCR_TSENALL_Msk /* Enable Timestamp for All Packets */
8318#define ETH_MACTSCR_TSADDREG_Pos (5U)
8319#define ETH_MACTSCR_TSADDREG_Msk (0x1UL << ETH_MACTSCR_TSADDREG_Pos)
8320#define ETH_MACTSCR_TSADDREG ETH_MACTSCR_TSADDREG_Msk /* Update Addend Register */
8321#define ETH_MACTSCR_TSUPDT_Pos (3U)
8322#define ETH_MACTSCR_TSUPDT_Msk (0x1UL << ETH_MACTSCR_TSUPDT_Pos)
8323#define ETH_MACTSCR_TSUPDT ETH_MACTSCR_TSUPDT_Msk /* Update Timestamp */
8324#define ETH_MACTSCR_TSINIT_Pos (2U)
8325#define ETH_MACTSCR_TSINIT_Msk (0x1UL << ETH_MACTSCR_TSINIT_Pos)
8326#define ETH_MACTSCR_TSINIT ETH_MACTSCR_TSINIT_Msk /* Initialize Timestamp */
8327#define ETH_MACTSCR_TSCFUPDT_Pos (1U)
8328#define ETH_MACTSCR_TSCFUPDT_Msk (0x1UL << ETH_MACTSCR_TSCFUPDT_Pos)
8329#define ETH_MACTSCR_TSCFUPDT ETH_MACTSCR_TSCFUPDT_Msk /* Fine or Coarse Timestamp Update*/
8330#define ETH_MACTSCR_TSENA_Pos (0U)
8331#define ETH_MACTSCR_TSENA_Msk (0x1UL << ETH_MACTSCR_TSENA_Pos)
8332#define ETH_MACTSCR_TSENA ETH_MACTSCR_TSENA_Msk /* Enable Timestamp */
8333
8334/* Bit definition for Ethernet MAC Sub-second Increment Register */
8335#define ETH_MACMACSSIR_SSINC_Pos (16U)
8336#define ETH_MACMACSSIR_SSINC_Msk (0xFFUL << ETH_MACMACSSIR_SSINC_Pos)
8337#define ETH_MACMACSSIR_SSINC ETH_MACMACSSIR_SSINC_Msk /* Sub-second Increment Value */
8338#define ETH_MACMACSSIR_SNSINC_Pos (8U)
8339#define ETH_MACMACSSIR_SNSINC_Msk (0xFFUL << ETH_MACMACSSIR_SNSINC_Pos)
8340#define ETH_MACMACSSIR_SNSINC ETH_MACMACSSIR_SNSINC_Msk /* Sub-nanosecond Increment Value */
8341
8342/* Bit definition for Ethernet MAC System Time Seconds Register */
8343#define ETH_MACSTSR_TSS_Pos (0U)
8344#define ETH_MACSTSR_TSS_Msk (0xFFFFFFFFUL << ETH_MACSTSR_TSS_Pos)
8345#define ETH_MACSTSR_TSS ETH_MACSTSR_TSS_Msk /* Timestamp Second */
8346
8347/* Bit definition for Ethernet MAC System Time Nanoseconds Register */
8348#define ETH_MACSTNR_TSSS_Pos (0U)
8349#define ETH_MACSTNR_TSSS_Msk (0x7FFFFFFFUL << ETH_MACSTNR_TSSS_Pos)
8350#define ETH_MACSTNR_TSSS ETH_MACSTNR_TSSS_Msk /* Timestamp Sub-seconds */
8351
8352/* Bit definition for Ethernet MAC System Time Seconds Update Register */
8353#define ETH_MACSTSUR_TSS_Pos (0U)
8354#define ETH_MACSTSUR_TSS_Msk (0xFFFFFFFFUL << ETH_MACSTSUR_TSS_Pos)
8355#define ETH_MACSTSUR_TSS ETH_MACSTSUR_TSS_Msk /* Timestamp Seconds */
8356
8357/* Bit definition for Ethernet MAC System Time Nanoseconds Update Register */
8358#define ETH_MACSTNUR_ADDSUB_Pos (31U)
8359#define ETH_MACSTNUR_ADDSUB_Msk (0x1UL << ETH_MACSTNUR_ADDSUB_Pos)
8360#define ETH_MACSTNUR_ADDSUB ETH_MACSTNUR_ADDSUB_Msk /* Add or Subtract Time */
8361#define ETH_MACSTNUR_TSSS_Pos (0U)
8362#define ETH_MACSTNUR_TSSS_Msk (0x7FFFFFFFUL << ETH_MACSTNUR_TSSS_Pos)
8363#define ETH_MACSTNUR_TSSS ETH_MACSTNUR_TSSS_Msk /* Timestamp Sub-seconds */
8364
8365/* Bit definition for Ethernet MAC Timestamp Addend Register */
8366#define ETH_MACTSAR_TSAR_Pos (0U)
8367#define ETH_MACTSAR_TSAR_Msk (0xFFFFFFFFUL << ETH_MACTSAR_TSAR_Pos)
8368#define ETH_MACTSAR_TSAR ETH_MACTSAR_TSAR_Msk /* Timestamp Addend Register */
8369
8370/* Bit definition for Ethernet MAC Timestamp Status Register */
8371#define ETH_MACTSSR_ATSNS_Pos (25U)
8372#define ETH_MACTSSR_ATSNS_Msk (0x1FUL << ETH_MACTSSR_ATSNS_Pos)
8373#define ETH_MACTSSR_ATSNS ETH_MACTSSR_ATSNS_Msk /* Number of Auxiliary Timestamp Snapshots */
8374#define ETH_MACTSSR_ATSSTM_Pos (24U)
8375#define ETH_MACTSSR_ATSSTM_Msk (0x1UL << ETH_MACTSSR_ATSSTM_Pos)
8376#define ETH_MACTSSR_ATSSTM ETH_MACTSSR_ATSSTM_Msk /* Auxiliary Timestamp Snapshot Trigger Missed */
8377#define ETH_MACTSSR_ATSSTN_Pos (16U)
8378#define ETH_MACTSSR_ATSSTN_Msk (0xFUL << ETH_MACTSSR_ATSSTN_Pos)
8379#define ETH_MACTSSR_ATSSTN ETH_MACTSSR_ATSSTN_Msk /* Auxiliary Timestamp Snapshot Trigger Identifier */
8380#define ETH_MACTSSR_TXTSSIS_Pos (15U)
8381#define ETH_MACTSSR_TXTSSIS_Msk (0x1UL << ETH_MACTSSR_TXTSSIS_Pos)
8382#define ETH_MACTSSR_TXTSSIS ETH_MACTSSR_TXTSSIS_Msk /* Tx Timestamp Status Interrupt Status */
8383#define ETH_MACTSSR_TSTRGTERR0_Pos (3U)
8384#define ETH_MACTSSR_TSTRGTERR0_Msk (0x1UL << ETH_MACTSSR_TSTRGTERR0_Pos)
8385#define ETH_MACTSSR_TSTRGTERR0 ETH_MACTSSR_TSTRGTERR0_Msk /* Timestamp Target Time Error */
8386#define ETH_MACTSSR_AUXTSTRIG_Pos (2U)
8387#define ETH_MACTSSR_AUXTSTRIG_Msk (0x1UL << ETH_MACTSSR_AUXTSTRIG_Pos)
8388#define ETH_MACTSSR_AUXTSTRIG ETH_MACTSSR_AUXTSTRIG_Msk /* Auxiliary Timestamp Trigger Snapshot*/
8389#define ETH_MACTSSR_TSTARGT0_Pos (1U)
8390#define ETH_MACTSSR_TSTARGT0_Msk (0x1UL << ETH_MACTSSR_TSTARGT0_Pos)
8391#define ETH_MACTSSR_TSTARGT0 ETH_MACTSSR_TSTARGT0_Msk /* Timestamp Target Time Reached */
8392#define ETH_MACTSSR_TSSOVF_Pos (0U)
8393#define ETH_MACTSSR_TSSOVF_Msk (0x1UL << ETH_MACTSSR_TSSOVF_Pos)
8394#define ETH_MACTSSR_TSSOVF ETH_MACTSSR_TSSOVF_Msk /* Timestamp Seconds Overflow */
8395
8396/* Bit definition for Ethernet MAC Tx Timestamp Status Nanoseconds Register */
8397#define ETH_MACTTSSNR_TXTSSMIS_Pos (31U)
8398#define ETH_MACTTSSNR_TXTSSMIS_Msk (0x1UL << ETH_MACTTSSNR_TXTSSMIS_Pos)
8399#define ETH_MACTTSSNR_TXTSSMIS ETH_MACTTSSNR_TXTSSMIS_Msk /* Transmit Timestamp Status Missed */
8400#define ETH_MACTTSSNR_TXTSSLO_Pos (0U)
8401#define ETH_MACTTSSNR_TXTSSLO_Msk (0x7FFFFFFFUL << ETH_MACTTSSNR_TXTSSLO_Pos)
8402#define ETH_MACTTSSNR_TXTSSLO ETH_MACTTSSNR_TXTSSLO_Msk /* Transmit Timestamp Status Low */
8403
8404/* Bit definition for Ethernet MAC Tx Timestamp Status Seconds Register */
8405#define ETH_MACTTSSSR_TXTSSHI_Pos (0U)
8406#define ETH_MACTTSSSR_TXTSSHI_Msk (0xFFFFFFFFUL << ETH_MACTTSSSR_TXTSSHI_Pos)
8407#define ETH_MACTTSSSR_TXTSSHI ETH_MACTTSSSR_TXTSSHI_Msk /* Transmit Timestamp Status High */
8408
8409/* Bit definition for Ethernet MAC Auxiliary Control Register*/
8410#define ETH_MACACR_ATSEN3_Pos (7U)
8411#define ETH_MACACR_ATSEN3_Msk (0x1UL << ETH_MACACR_ATSEN3_Pos)
8412#define ETH_MACACR_ATSEN3 ETH_MACACR_ATSEN3_Msk /* Auxiliary Snapshot 3 Enable */
8413#define ETH_MACACR_ATSEN2_Pos (6U)
8414#define ETH_MACACR_ATSEN2_Msk (0x1UL << ETH_MACACR_ATSEN2_Pos)
8415#define ETH_MACACR_ATSEN2 ETH_MACACR_ATSEN2_Msk /* Auxiliary Snapshot 2 Enable */
8416#define ETH_MACACR_ATSEN1_Pos (5U)
8417#define ETH_MACACR_ATSEN1_Msk (0x1UL << ETH_MACACR_ATSEN1_Pos)
8418#define ETH_MACACR_ATSEN1 ETH_MACACR_ATSEN1_Msk /* Auxiliary Snapshot 1 Enable */
8419#define ETH_MACACR_ATSEN0_Pos (4U)
8420#define ETH_MACACR_ATSEN0_Msk (0x1UL << ETH_MACACR_ATSEN0_Pos)
8421#define ETH_MACACR_ATSEN0 ETH_MACACR_ATSEN0_Msk /* Auxiliary Snapshot 0 Enable */
8422#define ETH_MACACR_ATSFC_Pos (0U)
8423#define ETH_MACACR_ATSFC_Msk (0x1UL << ETH_MACACR_ATSFC_Pos)
8424#define ETH_MACACR_ATSFC ETH_MACACR_ATSFC_Msk /* Auxiliary Snapshot FIFO Clear */
8425
8426/* Bit definition for Ethernet MAC Auxiliary Timestamp Nanoseconds Register */
8427#define ETH_MACATSNR_AUXTSLO_Pos (0U)
8428#define ETH_MACATSNR_AUXTSLO_Msk (0x7FFFFFFFUL << ETH_MACATSNR_AUXTSLO_Pos)
8429#define ETH_MACATSNR_AUXTSLO ETH_MACATSNR_AUXTSLO_Msk /* Auxiliary Timestamp */
8430
8431/* Bit definition for Ethernet MAC Auxiliary Timestamp Seconds Register */
8432#define ETH_MACATSSR_AUXTSHI_Pos (0U)
8433#define ETH_MACATSSR_AUXTSHI_Msk (0xFFFFFFFFUL << ETH_MACATSSR_AUXTSHI_Pos)
8434#define ETH_MACATSSR_AUXTSHI ETH_MACATSSR_AUXTSHI_Msk /* Auxiliary Timestamp */
8435
8436/* Bit definition for Ethernet MAC Timestamp Ingress Asymmetric Correction Register */
8437#define ETH_MACTSIACR_OSTIAC_Pos (0U)
8438#define ETH_MACTSIACR_OSTIAC_Msk (0xFFFFFFFFUL << ETH_MACTSIACR_OSTIAC_Pos)
8439#define ETH_MACTSIACR_OSTIAC ETH_MACTSIACR_OSTIAC_Msk /* One-Step Timestamp Ingress Asymmetry Correction */
8440
8441/* Bit definition for Ethernet MAC Timestamp Egress Asymmetric Correction Register */
8442#define ETH_MACTSEACR_OSTEAC_Pos (0U)
8443#define ETH_MACTSEACR_OSTEAC_Msk (0xFFFFFFFFUL << ETH_MACTSEACR_OSTEAC_Pos)
8444#define ETH_MACTSEACR_OSTEAC ETH_MACTSEACR_OSTEAC_Msk /* One-Step Timestamp Egress Asymmetry Correction */
8445
8446/* Bit definition for Ethernet MAC Timestamp Ingress Correction Nanosecond Register */
8447#define ETH_MACTSICNR_TSIC_Pos (0U)
8448#define ETH_MACTSICNR_TSIC_Msk (0xFFFFFFFFUL << ETH_MACTSICNR_TSIC_Pos)
8449#define ETH_MACTSICNR_TSIC ETH_MACTSICNR_TSIC_Msk /* Timestamp Ingress Correction */
8450
8451/* Bit definition for Ethernet MAC Timestamp Egress correction Nanosecond Register */
8452#define ETH_MACTSECNR_TSEC_Pos (0U)
8453#define ETH_MACTSECNR_TSEC_Msk (0xFFFFFFFFUL << ETH_MACTSECNR_TSEC_Pos)
8454#define ETH_MACTSECNR_TSEC ETH_MACTSECNR_TSEC_Msk /* Timestamp Egress Correction */
8455
8456/* Bit definition for Ethernet MAC PPS Control Register */
8457#define ETH_MACPPSCR_TRGTMODSEL0_Pos (5U)
8458#define ETH_MACPPSCR_TRGTMODSEL0_Msk (0x3UL << ETH_MACPPSCR_TRGTMODSEL0_Pos)
8459#define ETH_MACPPSCR_TRGTMODSEL0 ETH_MACPPSCR_TRGTMODSEL0_Msk /* Target Time Register Mode for PPS Output */
8460#define ETH_MACPPSCR_PPSEN0_Pos (4U)
8461#define ETH_MACPPSCR_PPSEN0_Msk (0x1UL << ETH_MACPPSCR_PPSEN0_Pos)
8462#define ETH_MACPPSCR_PPSEN0 ETH_MACPPSCR_PPSEN0_Msk /* Flexible PPS Output Mode Enable */
8463#define ETH_MACPPSCR_PPSCTRL_Pos (0U)
8464#define ETH_MACPPSCR_PPSCTRL_Msk (0xFUL << ETH_MACPPSCR_PPSCTRL_Pos)
8465#define ETH_MACPPSCR_PPSCTRL ETH_MACPPSCR_PPSCTRL_Msk /* PPS Output Frequency Control */
8466
8467/* Bit definition for Ethernet MAC PPS Target Time Seconds Register */
8468#define ETH_MACPPSTTSR_TSTRH0_Pos (0U)
8469#define ETH_MACPPSTTSR_TSTRH0_Msk (0xFFFFFFFFUL << ETH_MACPPSTTSR_TSTRH0_Pos)
8470#define ETH_MACPPSTTSR_TSTRH0 ETH_MACPPSTTSR_TSTRH0_Msk /* PPS Target Time Seconds Register */
8471
8472/* Bit definition for Ethernet MAC PPS Target Time Nanoseconds Register */
8473#define ETH_MACPPSTTNR_TRGTBUSY0_Pos (31U)
8474#define ETH_MACPPSTTNR_TRGTBUSY0_Msk (0x1UL << ETH_MACPPSTTNR_TRGTBUSY0_Pos)
8475#define ETH_MACPPSTTNR_TRGTBUSY0 ETH_MACPPSTTNR_TRGTBUSY0_Msk /* PPS Target Time Register Busy */
8476#define ETH_MACPPSTTNR_TTSL0_Pos (0U)
8477#define ETH_MACPPSTTNR_TTSL0_Msk (0x7FFFFFFFUL << ETH_MACPPSTTNR_TTSL0_Pos)
8478#define ETH_MACPPSTTNR_TTSL0 ETH_MACPPSTTNR_TTSL0_Msk /* Target Time Low for PPS Register */
8479
8480/* Bit definition for Ethernet MAC PPS Interval Register */
8481#define ETH_MACPPSIR_PPSINT0_Pos (0U)
8482#define ETH_MACPPSIR_PPSINT0_Msk (0xFFFFFFFFUL << ETH_MACPPSIR_PPSINT0_Pos)
8483#define ETH_MACPPSIR_PPSINT0 ETH_MACPPSIR_PPSINT0_Msk /* PPS Output Signal Interval */
8484
8485/* Bit definition for Ethernet MAC PPS Width Register */
8486#define ETH_MACPPSWR_PPSWIDTH0_Pos (0U)
8487#define ETH_MACPPSWR_PPSWIDTH0_Msk (0xFFFFFFFFUL << ETH_MACPPSWR_PPSWIDTH0_Pos)
8488#define ETH_MACPPSWR_PPSWIDTH0 ETH_MACPPSWR_PPSWIDTH0_Msk /* PPS Output Signal Width */
8489
8490/* Bit definition for Ethernet MAC PTP Offload Control Register */
8491#define ETH_MACPOCR_DN_Pos (8U)
8492#define ETH_MACPOCR_DN_Msk (0xFFUL << ETH_MACPOCR_DN_Pos)
8493#define ETH_MACPOCR_DN ETH_MACPOCR_DN_Msk /* Domain Number */
8494#define ETH_MACPOCR_DRRDIS_Pos (6U)
8495#define ETH_MACPOCR_DRRDIS_Msk (0x1UL << ETH_MACPOCR_DRRDIS_Pos)
8496#define ETH_MACPOCR_DRRDIS ETH_MACPOCR_DRRDIS_Msk /* Disable PTO Delay Request/Response response generation */
8497#define ETH_MACPOCR_APDREQTRIG_Pos (5U)
8498#define ETH_MACPOCR_APDREQTRIG_Msk (0x1UL << ETH_MACPOCR_APDREQTRIG_Pos)
8499#define ETH_MACPOCR_APDREQTRIG ETH_MACPOCR_APDREQTRIG_Msk /* Automatic PTP Pdelay_Req message Trigger */
8500#define ETH_MACPOCR_ASYNCTRIG_Pos (4U)
8501#define ETH_MACPOCR_ASYNCTRIG_Msk (0x1UL << ETH_MACPOCR_ASYNCTRIG_Pos)
8502#define ETH_MACPOCR_ASYNCTRIG ETH_MACPOCR_ASYNCTRIG_Msk /* Automatic PTP SYNC message Trigger */
8503#define ETH_MACPOCR_APDREQEN_Pos (2U)
8504#define ETH_MACPOCR_APDREQEN_Msk (0x1UL << ETH_MACPOCR_APDREQEN_Pos)
8505#define ETH_MACPOCR_APDREQEN ETH_MACPOCR_APDREQEN_Msk /* Automatic PTP Pdelay_Req message Enable */
8506#define ETH_MACPOCR_ASYNCEN_Pos (1U)
8507#define ETH_MACPOCR_ASYNCEN_Msk (0x1UL << ETH_MACPOCR_ASYNCEN_Pos)
8508#define ETH_MACPOCR_ASYNCEN ETH_MACPOCR_ASYNCEN_Msk /* Automatic PTP SYNC message Enable */
8509#define ETH_MACPOCR_PTOEN_Pos (0U)
8510#define ETH_MACPOCR_PTOEN_Msk (0x1UL << ETH_MACPOCR_PTOEN_Pos)
8511#define ETH_MACPOCR_PTOEN ETH_MACPOCR_PTOEN_Msk /* PTP Offload Enable */
8512
8513/* Bit definition for Ethernet MAC PTP Source Port Identity 0 Register */
8514#define ETH_MACSPI0R_SPI0_Pos (0U)
8515#define ETH_MACSPI0R_SPI0_Msk (0xFFFFFFFFUL << ETH_MACSPI0R_SPI0_Pos)
8516#define ETH_MACSPI0R_SPI0 ETH_MACSPI0R_SPI0_Msk /* Source Port Identity 0 */
8517
8518/* Bit definition for Ethernet MAC PTP Source Port Identity 1 Register */
8519#define ETH_MACSPI1R_SPI1_Pos (0U)
8520#define ETH_MACSPI1R_SPI1_Msk (0xFFFFFFFFUL << ETH_MACSPI1R_SPI1_Pos)
8521#define ETH_MACSPI1R_SPI1 ETH_MACSPI1R_SPI1_Msk /* Source Port Identity 1 */
8522
8523/* Bit definition for Ethernet MAC PTP Source Port Identity 2 Register */
8524#define ETH_MACSPI2R_SPI2_Pos (0U)
8525#define ETH_MACSPI2R_SPI2_Msk (0xFFFFUL << ETH_MACSPI2R_SPI2_Pos)
8526#define ETH_MACSPI2R_SPI2 ETH_MACSPI2R_SPI2_Msk /* Source Port Identity 2 */
8527
8528/* Bit definition for Ethernet MAC Log Message Interval Register */
8529#define ETH_MACLMIR_LMPDRI_Pos (24U)
8530#define ETH_MACLMIR_LMPDRI_Msk (0xFFUL << ETH_MACLMIR_LMPDRI_Pos)
8531#define ETH_MACLMIR_LMPDRI ETH_MACLMIR_LMPDRI_Msk /* Log Min Pdelay_Req Interval */
8532#define ETH_MACLMIR_DRSYNCR_Pos (8U)
8533#define ETH_MACLMIR_DRSYNCR_Msk (0x7UL << ETH_MACLMIR_DRSYNCR_Pos)
8534#define ETH_MACLMIR_DRSYNCR ETH_MACLMIR_DRSYNCR_Msk /* Delay_Req to SYNC Ratio */
8535#define ETH_MACLMIR_LSI_Pos (0U)
8536#define ETH_MACLMIR_LSI_Msk (0xFFUL << ETH_MACLMIR_LSI_Pos)
8537#define ETH_MACLMIR_LSI ETH_MACLMIR_LSI_Msk /* Log Sync Interval */
8538
8539/* Bit definition for Ethernet MTL Operation Mode Register */
8540#define ETH_MTLOMR_CNTCLR_Pos (9U)
8541#define ETH_MTLOMR_CNTCLR_Msk (0x1UL << ETH_MTLOMR_CNTCLR_Pos)
8542#define ETH_MTLOMR_CNTCLR ETH_MTLOMR_CNTCLR_Msk /* Counters Reset */
8543#define ETH_MTLOMR_CNTPRST_Pos (8U)
8544#define ETH_MTLOMR_CNTPRST_Msk (0x1UL << ETH_MTLOMR_CNTPRST_Pos)
8545#define ETH_MTLOMR_CNTPRST ETH_MTLOMR_CNTPRST_Msk /* Counters Preset */
8546#define ETH_MTLOMR_DTXSTS_Pos (1U)
8547#define ETH_MTLOMR_DTXSTS_Msk (0x1UL << ETH_MTLOMR_DTXSTS_Pos)
8548#define ETH_MTLOMR_DTXSTS ETH_MTLOMR_DTXSTS_Msk /* Drop Transmit Status */
8549
8550/* Bit definition for Ethernet MTL Interrupt Status Register */
8551#define ETH_MTLISR_MACIS_Pos (16U)
8552#define ETH_MTLISR_MACIS_Msk (0x1UL << ETH_MTLISR_MACIS_Pos)
8553#define ETH_MTLISR_MACIS ETH_MTLISR_MACIS_Msk /* MAC Interrupt Status */
8554#define ETH_MTLISR_QIS_Pos (0U)
8555#define ETH_MTLISR_QIS_Msk (0x1UL << ETH_MTLISR_QIS_Pos)
8556#define ETH_MTLISR_QIS ETH_MTLISR_QIS_Msk /* Queue Interrupt status */
8557
8558/* Bit definition for Ethernet MTL Tx Queue Operation Mode Register */
8559#define ETH_MTLTQOMR_TTC_Pos (4U)
8560#define ETH_MTLTQOMR_TTC_Msk (0x7UL << ETH_MTLTQOMR_TTC_Pos)
8561#define ETH_MTLTQOMR_TTC ETH_MTLTQOMR_TTC_Msk /* Transmit Threshold Control */
8562#define ETH_MTLTQOMR_TTC_32BITS (0U) /* 32 bits Threshold */
8563#define ETH_MTLTQOMR_TTC_64BITS (0x00000010U) /* 64 bits Threshold */
8564#define ETH_MTLTQOMR_TTC_96BITS (0x00000020U) /* 96 bits Threshold */
8565#define ETH_MTLTQOMR_TTC_128BITS (0x00000030U) /* 128 bits Threshold */
8566#define ETH_MTLTQOMR_TTC_192BITS (0x00000040U) /* 192 bits Threshold */
8567#define ETH_MTLTQOMR_TTC_256BITS (0x00000050U) /* 256 bits Threshold */
8568#define ETH_MTLTQOMR_TTC_384BITS (0x00000060U) /* 384 bits Threshold */
8569#define ETH_MTLTQOMR_TTC_512BITS (0x00000070U) /* 512 bits Threshold */
8570#define ETH_MTLTQOMR_TSF_Pos (1U)
8571#define ETH_MTLTQOMR_TSF_Msk (0x1UL << ETH_MTLTQOMR_TSF_Pos)
8572#define ETH_MTLTQOMR_TSF ETH_MTLTQOMR_TSF_Msk /* Transmit Store and Forward */
8573#define ETH_MTLTQOMR_FTQ_Pos (0U)
8574#define ETH_MTLTQOMR_FTQ_Msk (0x1UL << ETH_MTLTQOMR_FTQ_Pos)
8575#define ETH_MTLTQOMR_FTQ ETH_MTLTQOMR_FTQ_Msk /* Flush Transmit Queue */
8576
8577/* Bit definition for Ethernet MTL Tx Queue Underflow Register */
8578#define ETH_MTLTQUR_UFCNTOVF_Pos (11U)
8579#define ETH_MTLTQUR_UFCNTOVF_Msk (0x1UL << ETH_MTLTQUR_UFCNTOVF_Pos)
8580#define ETH_MTLTQUR_UFCNTOVF ETH_MTLTQUR_UFCNTOVF_Msk /* Overflow Bit for Underflow Packet Counter */
8581#define ETH_MTLTQUR_UFPKTCNT_Pos (0U)
8582#define ETH_MTLTQUR_UFPKTCNT_Msk (0x7FFUL << ETH_MTLTQUR_UFPKTCNT_Pos)
8583#define ETH_MTLTQUR_UFPKTCNT ETH_MTLTQUR_UFPKTCNT_Msk /* Underflow Packet Counter */
8584
8585/* Bit definition for Ethernet MTL Tx Queue Debug Register */
8586#define ETH_MTLTQDR_STXSTSF_Pos (20U)
8587#define ETH_MTLTQDR_STXSTSF_Msk (0x7UL << ETH_MTLTQDR_STXSTSF_Pos)
8588#define ETH_MTLTQDR_STXSTSF ETH_MTLTQDR_STXSTSF_Msk /* Number of Status Words in the Tx Status FIFO of Queue */
8589#define ETH_MTLTQDR_PTXQ_Pos (16U)
8590#define ETH_MTLTQDR_PTXQ_Msk (0x7UL << ETH_MTLTQDR_PTXQ_Pos)
8591#define ETH_MTLTQDR_PTXQ ETH_MTLTQDR_PTXQ_Msk /* Number of Packets in the Transmit Queue */
8592#define ETH_MTLTQDR_TXSTSFSTS_Pos (5U)
8593#define ETH_MTLTQDR_TXSTSFSTS_Msk (0x1UL << ETH_MTLTQDR_TXSTSFSTS_Pos)
8594#define ETH_MTLTQDR_TXSTSFSTS ETH_MTLTQDR_TXSTSFSTS_Msk /* MTL Tx Status FIFO Full Status */
8595#define ETH_MTLTQDR_TXQSTS_Pos (4U)
8596#define ETH_MTLTQDR_TXQSTS_Msk (0x1UL << ETH_MTLTQDR_TXQSTS_Pos)
8597#define ETH_MTLTQDR_TXQSTS ETH_MTLTQDR_TXQSTS_Msk /* MTL Tx Queue Not Empty Status */
8598#define ETH_MTLTQDR_TWCSTS_Pos (3U)
8599#define ETH_MTLTQDR_TWCSTS_Msk (0x1UL << ETH_MTLTQDR_TWCSTS_Pos)
8600#define ETH_MTLTQDR_TWCSTS ETH_MTLTQDR_TWCSTS_Msk /* MTL Tx Queue Write Controller Status */
8601#define ETH_MTLTQDR_TRCSTS_Pos (1U)
8602#define ETH_MTLTQDR_TRCSTS_Msk (0x3UL << ETH_MTLTQDR_TRCSTS_Pos)
8603#define ETH_MTLTQDR_TRCSTS ETH_MTLTQDR_TRCSTS_Msk /* MTL Tx Queue Read Controller Status */
8604#define ETH_MTLTQDR_TRCSTS_IDLE (0U) /* Idle state */
8605#define ETH_MTLTQDR_TRCSTS_READ (0x00000002U) /* Read state (transferring data to the MAC transmitter) */
8606#define ETH_MTLTQDR_TRCSTS_WAITING (0x00000004U) /* Waiting for pending Tx Status from the MAC transmitter */
8607#define ETH_MTLTQDR_TRCSTS_FLUSHING (0x00000006U) /* Flushing the Tx queue because of the Packet Abort request from the MAC */
8608#define ETH_MTLTQDR_TXQPAUSED_Pos (0U)
8609#define ETH_MTLTQDR_TXQPAUSED_Msk (0x1UL << ETH_MTLTQDR_TXQPAUSED_Pos)
8610#define ETH_MTLTQDR_TXQPAUSED ETH_MTLTQDR_TXQPAUSED_Msk /* Transmit Queue in Pause */
8611
8612/* Bit definition for Ethernet MTL Queue Interrupt Control Status Register */
8613#define ETH_MTLQICSR_RXOIE_Pos (24U)
8614#define ETH_MTLQICSR_RXOIE_Msk (0x1UL << ETH_MTLQICSR_RXOIE_Pos)
8615#define ETH_MTLQICSR_RXOIE ETH_MTLQICSR_RXOIE_Msk /* Receive Queue Overflow Interrupt Enable */
8616#define ETH_MTLQICSR_RXOVFIS_Pos (16U)
8617#define ETH_MTLQICSR_RXOVFIS_Msk (0x1UL << ETH_MTLQICSR_RXOVFIS_Pos)
8618#define ETH_MTLQICSR_RXOVFIS ETH_MTLQICSR_RXOVFIS_Msk /* Receive Queue Overflow Interrupt Status */
8619#define ETH_MTLQICSR_TXUIE_Pos (8U)
8620#define ETH_MTLQICSR_TXUIE_Msk (0x1UL << ETH_MTLQICSR_TXUIE_Pos)
8621#define ETH_MTLQICSR_TXUIE ETH_MTLQICSR_TXUIE_Msk /* Transmit Queue Underflow Interrupt Enable */
8622#define ETH_MTLQICSR_TXUNFIS_Pos (0U)
8623#define ETH_MTLQICSR_TXUNFIS_Msk (0x1UL << ETH_MTLQICSR_TXUNFIS_Pos)
8624#define ETH_MTLQICSR_TXUNFIS ETH_MTLQICSR_TXUNFIS_Msk /* Transmit Queue Underflow Interrupt Status */
8625
8626/* Bit definition for Ethernet MTL Rx Queue Operation Mode Register */
8627#define ETH_MTLRQOMR_RQS_Pos (20U)
8628#define ETH_MTLRQOMR_RQS_Msk (0x7UL << ETH_MTLRQOMR_RQS_Pos)
8629#define ETH_MTLRQOMR_RQS ETH_MTLRQOMR_RQS_Msk /* Receive Queue Size */
8630#define ETH_MTLRQOMR_RFD_Pos (14U)
8631#define ETH_MTLRQOMR_RFD_Msk (0x7UL << ETH_MTLRQOMR_RFD_Pos)
8632#define ETH_MTLRQOMR_RFD ETH_MTLRQOMR_RFD_Msk /* Threshold for Deactivating Flow Control (in half-duplex and full-duplex modes) */
8633#define ETH_MTLRQOMR_RFA_Pos (8U)
8634#define ETH_MTLRQOMR_RFA_Msk (0x7UL << ETH_MTLRQOMR_RFA_Pos)
8635#define ETH_MTLRQOMR_RFA ETH_MTLRQOMR_RFA_Msk /* Threshold for Activating Flow Control (in half-duplex and full-duplex */
8636#define ETH_MTLRQOMR_EHFC_Pos (7U)
8637#define ETH_MTLRQOMR_EHFC_Msk (0x1UL << ETH_MTLRQOMR_EHFC_Pos)
8638#define ETH_MTLRQOMR_EHFC ETH_MTLRQOMR_EHFC_Msk /* DEnable Hardware Flow Control */
8639#define ETH_MTLRQOMR_DISTCPEF_Pos (6U)
8640#define ETH_MTLRQOMR_DISTCPEF_Msk (0x1UL << ETH_MTLRQOMR_DISTCPEF_Pos)
8641#define ETH_MTLRQOMR_DISTCPEF ETH_MTLRQOMR_DISTCPEF_Msk /* Disable Dropping of TCP/IP Checksum Error Packets */
8642#define ETH_MTLRQOMR_RSF_Pos (5U)
8643#define ETH_MTLRQOMR_RSF_Msk (0x1UL << ETH_MTLRQOMR_RSF_Pos)
8644#define ETH_MTLRQOMR_RSF ETH_MTLRQOMR_RSF_Msk /* Receive Queue Store and Forward */
8645#define ETH_MTLRQOMR_FEP_Pos (4U)
8646#define ETH_MTLRQOMR_FEP_Msk (0x1UL << ETH_MTLRQOMR_FEP_Pos)
8647#define ETH_MTLRQOMR_FEP ETH_MTLRQOMR_FEP_Msk /* Forward Error Packets */
8648#define ETH_MTLRQOMR_FUP_Pos (3U)
8649#define ETH_MTLRQOMR_FUP_Msk (0x1UL << ETH_MTLRQOMR_FUP_Pos)
8650#define ETH_MTLRQOMR_FUP ETH_MTLRQOMR_FUP_Msk /* Forward Undersized Good Packets */
8651#define ETH_MTLRQOMR_RTC_Pos (0U)
8652#define ETH_MTLRQOMR_RTC_Msk (0x3UL << ETH_MTLRQOMR_RTC_Pos)
8653#define ETH_MTLRQOMR_RTC ETH_MTLRQOMR_RTC_Msk /* Receive Queue Threshold Control */
8654#define ETH_MTLRQOMR_RTC_64BITS (0U) /* 64 bits Threshold */
8655#define ETH_MTLRQOMR_RTC_32BITS (0x00000001U) /* 32 bits Threshold */
8656#define ETH_MTLRQOMR_RTC_96BITS (0x00000002U) /* 96 bits Threshold */
8657#define ETH_MTLRQOMR_RTC_128BITS (0x00000003U) /* 128 bits Threshold */
8658
8659/* Bit definition for Ethernet MTL Rx Queue Missed Packet Overflow Cnt Register */
8660#define ETH_MTLRQMPOCR_MISCNTOVF_Pos (27U)
8661#define ETH_MTLRQMPOCR_MISCNTOVF_Msk (0x1UL << ETH_MTLRQMPOCR_MISCNTOVF_Pos)
8662#define ETH_MTLRQMPOCR_MISCNTOVF ETH_MTLRQMPOCR_MISCNTOVF_Msk /* Missed Packet Counter Overflow Bit */
8663#define ETH_MTLRQMPOCR_MISPKTCNT_Pos (16U)
8664#define ETH_MTLRQMPOCR_MISPKTCNT_Msk (0x7FFUL << ETH_MTLRQMPOCR_MISPKTCNT_Pos)
8665#define ETH_MTLRQMPOCR_MISPKTCNT ETH_MTLRQMPOCR_MISPKTCNT_Msk /* Missed Packet Counter */
8666#define ETH_MTLRQMPOCR_OVFCNTOVF_Pos (11U)
8667#define ETH_MTLRQMPOCR_OVFCNTOVF_Msk (0x1UL << ETH_MTLRQMPOCR_OVFCNTOVF_Pos)
8668#define ETH_MTLRQMPOCR_OVFCNTOVF ETH_MTLRQMPOCR_OVFCNTOVF_Msk /* Overflow Counter Overflow Bit */
8669#define ETH_MTLRQMPOCR_OVFPKTCNT_Pos (0U)
8670#define ETH_MTLRQMPOCR_OVFPKTCNT_Msk (0x7FFUL << ETH_MTLRQMPOCR_OVFPKTCNT_Pos)
8671#define ETH_MTLRQMPOCR_OVFPKTCNT ETH_MTLRQMPOCR_OVFPKTCNT_Msk /* Overflow Packet Counter */
8672
8673/* Bit definition for Ethernet MTL Rx Queue Debug Register */
8674#define ETH_MTLRQDR_PRXQ_Pos (16U)
8675#define ETH_MTLRQDR_PRXQ_Msk (0x3FFFUL << ETH_MTLRQDR_PRXQ_Pos)
8676#define ETH_MTLRQDR_PRXQ ETH_MTLRQDR_PRXQ_Msk /* Number of Packets in Receive Queue */
8677#define ETH_MTLRQDR_RXQSTS_Pos (4U)
8678#define ETH_MTLRQDR_RXQSTS_Msk (0x3UL << ETH_MTLRQDR_RXQSTS_Pos)
8679#define ETH_MTLRQDR_RXQSTS ETH_MTLRQDR_RXQSTS_Msk /* MTL Rx Queue Fill-Level Status */
8680#define ETH_MTLRQDR_RXQSTS_EMPTY (0U) /* Rx Queue empty */
8681#define ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos (4U)
8682#define ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk (0x1UL << ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos)
8683#define ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk /* Rx Queue fill-level below flow-control deactivate threshold */
8684#define ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos (5U)
8685#define ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk (0x1UL << ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos)
8686#define ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk /* Rx Queue fill-level above flow-control activate threshold */
8687#define ETH_MTLRQDR_RXQSTS_FULL_Pos (4U)
8688#define ETH_MTLRQDR_RXQSTS_FULL_Msk (0x3UL << ETH_MTLRQDR_RXQSTS_FULL_Pos)
8689#define ETH_MTLRQDR_RXQSTS_FULL ETH_MTLRQDR_RXQSTS_FULL_Msk /* Rx Queue full */
8690#define ETH_MTLRQDR_RRCSTS_Pos (1U)
8691#define ETH_MTLRQDR_RRCSTS_Msk (0x3UL << ETH_MTLRQDR_RRCSTS_Pos)
8692#define ETH_MTLRQDR_RRCSTS ETH_MTLRQDR_RRCSTS_Msk /* MTL Rx Queue Read Controller State */
8693#define ETH_MTLRQDR_RRCSTS_IDLE (0U) /* Idle state */
8694#define ETH_MTLRQDR_RRCSTS_READINGDATA_Pos (1U)
8695#define ETH_MTLRQDR_RRCSTS_READINGDATA_Msk (0x1UL << ETH_MTLRQDR_RRCSTS_READINGDATA_Pos)
8696#define ETH_MTLRQDR_RRCSTS_READINGDATA ETH_MTLRQDR_RRCSTS_READINGDATA_Msk /* Reading packet data */
8697#define ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos (2U)
8698#define ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk (0x1UL << ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos)
8699#define ETH_MTLRQDR_RRCSTS_READINGSTATUS ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk /* Reading packet status (or timestamp) */
8700#define ETH_MTLRQDR_RRCSTS_FLUSHING_Pos (1U)
8701#define ETH_MTLRQDR_RRCSTS_FLUSHING_Msk (0x3UL << ETH_MTLRQDR_RRCSTS_FLUSHING_Pos)
8702#define ETH_MTLRQDR_RRCSTS_FLUSHING ETH_MTLRQDR_RRCSTS_FLUSHING_Msk /* Flushing the packet data and status */
8703#define ETH_MTLRQDR_RWCSTS_Pos (0U)
8704#define ETH_MTLRQDR_RWCSTS_Msk (0x1UL << ETH_MTLRQDR_RWCSTS_Pos)
8705#define ETH_MTLRQDR_RWCSTS ETH_MTLRQDR_RWCSTS_Msk /* MTL Rx Queue Write Controller Active Status */
8706
8707/* Bit definition for Ethernet MTL Rx Queue Control Register */
8708#define ETH_MTLRQCR_RQPA_Pos (3U)
8709#define ETH_MTLRQCR_RQPA_Msk (0x1UL << ETH_MTLRQCR_RQPA_Pos)
8710#define ETH_MTLRQCR_RQPA ETH_MTLRQCR_RQPA_Msk /* Receive Queue Packet Arbitration */
8711#define ETH_MTLRQCR_RQW_Pos (0U)
8712#define ETH_MTLRQCR_RQW_Msk (0x7UL << ETH_MTLRQCR_RQW_Pos)
8713#define ETH_MTLRQCR_RQW ETH_MTLRQCR_RQW_Msk /* Receive Queue Weight */
8714
8715/* Bit definition for Ethernet DMA Mode Register */
8716#define ETH_DMAMR_INTM_Pos (16U)
8717#define ETH_DMAMR_INTM_Msk (0x3UL << ETH_DMAMR_INTM_Pos)
8718#define ETH_DMAMR_INTM ETH_DMAMR_INTM_Msk /* This field defines the interrupt mode */
8719#define ETH_DMAMR_INTM_0 (0x0UL << ETH_DMAMR_INTM_Pos)
8720#define ETH_DMAMR_INTM_1 (0x1UL << ETH_DMAMR_INTM_Pos)
8721#define ETH_DMAMR_INTM_2 (0x2UL << ETH_DMAMR_INTM_Pos)
8722#define ETH_DMAMR_PR_Pos (12U)
8723#define ETH_DMAMR_PR_Msk (0x7UL << ETH_DMAMR_PR_Pos)
8724#define ETH_DMAMR_PR ETH_DMAMR_PR_Msk /* Priority Ratio */
8725#define ETH_DMAMR_PR_1_1 (0U) /* The priority ratio is 1:1 */
8726#define ETH_DMAMR_PR_2_1 (0x00001000U) /* The priority ratio is 2:1 */
8727#define ETH_DMAMR_PR_3_1 (0x00002000U) /* The priority ratio is 3:1 */
8728#define ETH_DMAMR_PR_4_1 (0x00003000U) /* The priority ratio is 4:1 */
8729#define ETH_DMAMR_PR_5_1 (0x00004000U) /* The priority ratio is 5:1 */
8730#define ETH_DMAMR_PR_6_1 (0x00005000U) /* The priority ratio is 6:1 */
8731#define ETH_DMAMR_PR_7_1 (0x00006000U) /* The priority ratio is 7:1 */
8732#define ETH_DMAMR_PR_8_1 (0x00007000U) /* The priority ratio is 8:1 */
8733#define ETH_DMAMR_TXPR_Pos (11U)
8734#define ETH_DMAMR_TXPR_Msk (0x1UL << ETH_DMAMR_TXPR_Pos)
8735#define ETH_DMAMR_TXPR ETH_DMAMR_TXPR_Msk /* Transmit Priority */
8736#define ETH_DMAMR_DA_Pos (1U)
8737#define ETH_DMAMR_DA_Msk (0x1UL << ETH_DMAMR_DA_Pos)
8738#define ETH_DMAMR_DA ETH_DMAMR_DA_Msk /* DMA Tx or Rx Arbitration Scheme */
8739#define ETH_DMAMR_SWR_Pos (0U)
8740#define ETH_DMAMR_SWR_Msk (0x1UL << ETH_DMAMR_SWR_Pos)
8741#define ETH_DMAMR_SWR ETH_DMAMR_SWR_Msk /* Software Reset */
8742
8743/* Bit definition for Ethernet DMA SysBus Mode Register */
8744#define ETH_DMASBMR_RB_Pos (15U)
8745#define ETH_DMASBMR_RB_Msk (0x1UL << ETH_DMASBMR_RB_Pos)
8746#define ETH_DMASBMR_RB ETH_DMASBMR_RB_Msk /* Rebuild INCRx Burst */
8747#define ETH_DMASBMR_MB_Pos (14U)
8748#define ETH_DMASBMR_MB_Msk (0x1UL << ETH_DMASBMR_MB_Pos)
8749#define ETH_DMASBMR_MB ETH_DMASBMR_MB_Msk /* Mixed Burst */
8750#define ETH_DMASBMR_AAL_Pos (12U)
8751#define ETH_DMASBMR_AAL_Msk (0x1UL << ETH_DMASBMR_AAL_Pos)
8752#define ETH_DMASBMR_AAL ETH_DMASBMR_AAL_Msk /* Address-Aligned Beats */
8753#define ETH_DMASBMR_FB_Pos (0U)
8754#define ETH_DMASBMR_FB_Msk (0x1UL << ETH_DMASBMR_FB_Pos)
8755#define ETH_DMASBMR_FB ETH_DMASBMR_FB_Msk /* Fixed Burst Length */
8756
8757/* Bit definition for Ethernet DMA Interrupt Status Register */
8758#define ETH_DMAISR_MACIS_Pos (17U)
8759#define ETH_DMAISR_MACIS_Msk (0x1UL << ETH_DMAISR_MACIS_Pos)
8760#define ETH_DMAISR_MACIS ETH_DMAISR_MACIS_Msk /* MAC Interrupt Status */
8761#define ETH_DMAISR_MTLIS_Pos (16U)
8762#define ETH_DMAISR_MTLIS_Msk (0x1UL << ETH_DMAISR_MTLIS_Pos)
8763#define ETH_DMAISR_MTLIS ETH_DMAISR_MTLIS_Msk /* MAC Interrupt Status */
8764#define ETH_DMAISR_DMACIS_Pos (0U)
8765#define ETH_DMAISR_DMACIS_Msk (0x1UL << ETH_DMAISR_DMACIS_Pos)
8766#define ETH_DMAISR_DMACIS ETH_DMAISR_DMACIS_Msk /* DMA Channel Interrupt Status */
8767
8768/* Bit definition for Ethernet DMA Debug Status Register */
8769#define ETH_DMADSR_TPS_Pos (12U)
8770#define ETH_DMADSR_TPS_Msk (0xFUL << ETH_DMADSR_TPS_Pos)
8771#define ETH_DMADSR_TPS ETH_DMADSR_TPS_Msk /* DMA Channel Transmit Process State */
8772#define ETH_DMADSR_TPS_STOPPED (0U) /* Stopped (Reset or Stop Transmit Command issued) */
8773#define ETH_DMADSR_TPS_FETCHING_Pos (12U)
8774#define ETH_DMADSR_TPS_FETCHING_Msk (0x1UL << ETH_DMADSR_TPS_FETCHING_Pos)
8775#define ETH_DMADSR_TPS_FETCHING ETH_DMADSR_TPS_FETCHING_Msk /* Running (Fetching Tx Transfer Descriptor) */
8776#define ETH_DMADSR_TPS_WAITING_Pos (13U)
8777#define ETH_DMADSR_TPS_WAITING_Msk (0x1UL << ETH_DMADSR_TPS_WAITING_Pos)
8778#define ETH_DMADSR_TPS_WAITING ETH_DMADSR_TPS_WAITING_Msk /* Running (Waiting for status) */
8779#define ETH_DMADSR_TPS_READING_Pos (12U)
8780#define ETH_DMADSR_TPS_READING_Msk (0x3UL << ETH_DMADSR_TPS_READING_Pos)
8781#define ETH_DMADSR_TPS_READING ETH_DMADSR_TPS_READING_Msk /* Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) */
8782#define ETH_DMADSR_TPS_TIMESTAMP_WR_Pos (14U)
8783#define ETH_DMADSR_TPS_TIMESTAMP_WR_Msk (0x1UL << ETH_DMADSR_TPS_TIMESTAMP_WR_Pos)
8784#define ETH_DMADSR_TPS_TIMESTAMP_WR ETH_DMADSR_TPS_TIMESTAMP_WR_Msk /* Timestamp write state */
8785#define ETH_DMADSR_TPS_SUSPENDED_Pos (13U)
8786#define ETH_DMADSR_TPS_SUSPENDED_Msk (0x3UL << ETH_DMADSR_TPS_SUSPENDED_Pos)
8787#define ETH_DMADSR_TPS_SUSPENDED ETH_DMADSR_TPS_SUSPENDED_Msk /* Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow) */
8788#define ETH_DMADSR_TPS_CLOSING_Pos (12U)
8789#define ETH_DMADSR_TPS_CLOSING_Msk (0x7UL << ETH_DMADSR_TPS_CLOSING_Pos)
8790#define ETH_DMADSR_TPS_CLOSING ETH_DMADSR_TPS_CLOSING_Msk /* Running (Closing Tx Descriptor) */
8791#define ETH_DMADSR_RPS_Pos (8U)
8792#define ETH_DMADSR_RPS_Msk (0xFUL << ETH_DMADSR_RPS_Pos)
8793#define ETH_DMADSR_RPS ETH_DMADSR_RPS_Msk /* DMA Channel Receive Process State */
8794#define ETH_DMADSR_RPS_STOPPED (0U) /* Stopped (Reset or Stop Receive Command issued) */
8795#define ETH_DMADSR_RPS_FETCHING_Pos (12U)
8796#define ETH_DMADSR_RPS_FETCHING_Msk (0x1UL << ETH_DMADSR_RPS_FETCHING_Pos)
8797#define ETH_DMADSR_RPS_FETCHING ETH_DMADSR_RPS_FETCHING_Msk /* Running (Fetching Rx Transfer Descriptor) */
8798#define ETH_DMADSR_RPS_WAITING_Pos (12U)
8799#define ETH_DMADSR_RPS_WAITING_Msk (0x3UL << ETH_DMADSR_RPS_WAITING_Pos)
8800#define ETH_DMADSR_RPS_WAITING ETH_DMADSR_RPS_WAITING_Msk /* Running (Waiting for status) */
8801#define ETH_DMADSR_RPS_SUSPENDED_Pos (14U)
8802#define ETH_DMADSR_RPS_SUSPENDED_Msk (0x1UL << ETH_DMADSR_RPS_SUSPENDED_Pos)
8803#define ETH_DMADSR_RPS_SUSPENDED ETH_DMADSR_RPS_SUSPENDED_Msk /* Suspended (Rx Descriptor Unavailable) */
8804#define ETH_DMADSR_RPS_CLOSING_Pos (12U)
8805#define ETH_DMADSR_RPS_CLOSING_Msk (0x5UL << ETH_DMADSR_RPS_CLOSING_Pos)
8806#define ETH_DMADSR_RPS_CLOSING ETH_DMADSR_RPS_CLOSING_Msk /* Running (Closing the Rx Descriptor) */
8807#define ETH_DMADSR_RPS_TIMESTAMP_WR_Pos (13U)
8808#define ETH_DMADSR_RPS_TIMESTAMP_WR_Msk (0x3UL << ETH_DMADSR_RPS_TIMESTAMP_WR_Pos)
8809#define ETH_DMADSR_RPS_TIMESTAMP_WR ETH_DMADSR_RPS_TIMESTAMP_WR_Msk /* Timestamp write state */
8810#define ETH_DMADSR_RPS_TRANSFERRING_Pos (12U)
8811#define ETH_DMADSR_RPS_TRANSFERRING_Msk (0x7UL << ETH_DMADSR_RPS_TRANSFERRING_Pos)
8812#define ETH_DMADSR_RPS_TRANSFERRING ETH_DMADSR_RPS_TRANSFERRING_Msk /* Running (Transferring the received packet data from the Rx buffer to the system memory) */
8813
8814/* Bit definition for Ethernet DMA Channel Control Register */
8815#define ETH_DMACCR_DSL_Pos (18U)
8816#define ETH_DMACCR_DSL_Msk (0x7UL << ETH_DMACCR_DSL_Pos)
8817#define ETH_DMACCR_DSL ETH_DMACCR_DSL_Msk /* Descriptor Skip Length */
8818#define ETH_DMACCR_DSL_0BIT (0U)
8819#define ETH_DMACCR_DSL_32BIT (0x00040000U)
8820#define ETH_DMACCR_DSL_64BIT (0x00080000U)
8821#define ETH_DMACCR_DSL_128BIT (0x00100000U)
8822#define ETH_DMACCR_8PBL (0x00010000U) /* 8xPBL mode */
8823#define ETH_DMACCR_MSS_Pos (0U)
8824#define ETH_DMACCR_MSS_Msk (0x3FFFUL << ETH_DMACCR_MSS_Pos)
8825#define ETH_DMACCR_MSS ETH_DMACCR_MSS_Msk /* Maximum Segment Size */
8826
8827/* Bit definition for Ethernet DMA Channel Tx Control Register */
8828#define ETH_DMACTCR_TPBL_Pos (16U)
8829#define ETH_DMACTCR_TPBL_Msk (0x3FUL << ETH_DMACTCR_TPBL_Pos)
8830#define ETH_DMACTCR_TPBL ETH_DMACTCR_TPBL_Msk /* Transmit Programmable Burst Length */
8831#define ETH_DMACTCR_TPBL_1PBL (0x00010000U) /* Transmit Programmable Burst Length 1 */
8832#define ETH_DMACTCR_TPBL_2PBL (0x00020000U) /* Transmit Programmable Burst Length 2 */
8833#define ETH_DMACTCR_TPBL_4PBL (0x00040000U) /* Transmit Programmable Burst Length 4 */
8834#define ETH_DMACTCR_TPBL_8PBL (0x00080000U) /* Transmit Programmable Burst Length 8 */
8835#define ETH_DMACTCR_TPBL_16PBL (0x00100000U) /* Transmit Programmable Burst Length 16 */
8836#define ETH_DMACTCR_TPBL_32PBL (0x00200000U) /* Transmit Programmable Burst Length 32 */
8837#define ETH_DMACTCR_TSE_Pos (12U)
8838#define ETH_DMACTCR_TSE_Msk (0x1UL << ETH_DMACTCR_TSE_Pos)
8839#define ETH_DMACTCR_TSE ETH_DMACTCR_TSE_Msk /* TCP Segmentation Enabled */
8840#define ETH_DMACTCR_OSP_Pos (4U)
8841#define ETH_DMACTCR_OSP_Msk (0x1UL << ETH_DMACTCR_OSP_Pos)
8842#define ETH_DMACTCR_OSP ETH_DMACTCR_OSP_Msk /* Operate on Second Packet */
8843#define ETH_DMACTCR_ST_Pos (0U)
8844#define ETH_DMACTCR_ST_Msk (0x1UL << ETH_DMACTCR_ST_Pos)
8845#define ETH_DMACTCR_ST ETH_DMACTCR_ST_Msk /* Start or Stop Transmission Command */
8846
8847/* Bit definition for Ethernet DMA Channel Rx Control Register */
8848#define ETH_DMACRCR_RPF_Pos (31U)
8849#define ETH_DMACRCR_RPF_Msk (0x1UL << ETH_DMACRCR_RPF_Pos)
8850#define ETH_DMACRCR_RPF ETH_DMACRCR_RPF_Msk /* Rx Packet Flush */
8851#define ETH_DMACRCR_RPBL_Pos (16U)
8852#define ETH_DMACRCR_RPBL_Msk (0x3FUL << ETH_DMACRCR_RPBL_Pos)
8853#define ETH_DMACRCR_RPBL ETH_DMACRCR_RPBL_Msk /* Receive Programmable Burst Length */
8854#define ETH_DMACRCR_RPBL_1PBL (0x00010000U) /* Receive Programmable Burst Length 1 */
8855#define ETH_DMACRCR_RPBL_2PBL (0x00020000U) /* Receive Programmable Burst Length 2 */
8856#define ETH_DMACRCR_RPBL_4PBL (0x00040000U) /* Receive Programmable Burst Length 4 */
8857#define ETH_DMACRCR_RPBL_8PBL (0x00080000U) /* Receive Programmable Burst Length 8 */
8858#define ETH_DMACRCR_RPBL_16PBL (0x00100000U) /* Receive Programmable Burst Length 16 */
8859#define ETH_DMACRCR_RPBL_32PBL (0x00200000U) /* Receive Programmable Burst Length 32 */
8860#define ETH_DMACRCR_RBSZ_Pos (1U)
8861#define ETH_DMACRCR_RBSZ_Msk (0x3FFFUL << ETH_DMACRCR_RBSZ_Pos)
8862#define ETH_DMACRCR_RBSZ ETH_DMACRCR_RBSZ_Msk /* Receive Buffer size */
8863#define ETH_DMACRCR_SR_Pos (0U)
8864#define ETH_DMACRCR_SR_Msk (0x1UL << ETH_DMACRCR_SR_Pos)
8865#define ETH_DMACRCR_SR ETH_DMACRCR_SR_Msk /* Start or Stop Receive */
8866
8867/* Bit definition for Ethernet DMA CH Tx Desc List Address Register */
8868#define ETH_DMACTDLAR_TDESLA_Pos (2U)
8869#define ETH_DMACTDLAR_TDESLA_Msk (0x3FFFFFFFUL << ETH_DMACTDLAR_TDESLA_Pos)
8870#define ETH_DMACTDLAR_TDESLA ETH_DMACTDLAR_TDESLA_Msk /* Start of Transmit List */
8871
8872/* Bit definition for Ethernet DMA CH Rx Desc List Address Register */
8873#define ETH_DMACRDLAR_RDESLA_Pos (2U)
8874#define ETH_DMACRDLAR_RDESLA_Msk (0x3FFFFFFFUL << ETH_DMACRDLAR_RDESLA_Pos)
8875#define ETH_DMACRDLAR_RDESLA ETH_DMACRDLAR_RDESLA_Msk /* Start of Receive List */
8876
8877/* Bit definition for Ethernet DMA CH Tx Desc Tail Pointer Register */
8878#define ETH_DMACTDTPR_TDT_Pos (2U)
8879#define ETH_DMACTDTPR_TDT_Msk (0x3FFFFFFFUL << ETH_DMACTDTPR_TDT_Pos)
8880#define ETH_DMACTDTPR_TDT ETH_DMACTDTPR_TDT_Msk /* Transmit Descriptor Tail Pointer */
8881
8882/* Bit definition for Ethernet DMA CH Rx Desc Tail Pointer Register */
8883#define ETH_DMACRDTPR_RDT_Pos (2U)
8884#define ETH_DMACRDTPR_RDT_Msk (0x3FFFFFFFUL << ETH_DMACRDTPR_RDT_Pos)
8885#define ETH_DMACRDTPR_RDT ETH_DMACRDTPR_RDT_Msk /* Receive Descriptor Tail Pointer */
8886
8887/* Bit definition for Ethernet DMA CH Tx Desc Ring Length Register */
8888#define ETH_DMACTDRLR_TDRL_Pos (0U)
8889#define ETH_DMACTDRLR_TDRL_Msk (0x3FFUL << ETH_DMACTDRLR_TDRL_Pos)
8890#define ETH_DMACTDRLR_TDRL ETH_DMACTDRLR_TDRL_Msk /* Transmit Descriptor Ring Length */
8891
8892/* Bit definition for Ethernet DMA CH Rx Desc Ring Length Register */
8893#define ETH_DMACRDRLR_RDRL_Pos (0U)
8894#define ETH_DMACRDRLR_RDRL_Msk (0x3FFUL << ETH_DMACRDRLR_RDRL_Pos)
8895#define ETH_DMACRDRLR_RDRL ETH_DMACRDRLR_RDRL_Msk /* Receive Descriptor Ring Length */
8896
8897/* Bit definition for Ethernet DMA Channel Interrupt Enable Register */
8898#define ETH_DMACIER_NIE_Pos (15U)
8899#define ETH_DMACIER_NIE_Msk (0x1UL << ETH_DMACIER_NIE_Pos)
8900#define ETH_DMACIER_NIE ETH_DMACIER_NIE_Msk /* Normal Interrupt Summary Enable */
8901#define ETH_DMACIER_AIE_Pos (14U)
8902#define ETH_DMACIER_AIE_Msk (0x1UL << ETH_DMACIER_AIE_Pos)
8903#define ETH_DMACIER_AIE ETH_DMACIER_AIE_Msk /* Abnormal Interrupt Summary Enable */
8904#define ETH_DMACIER_CDEE_Pos (13U)
8905#define ETH_DMACIER_CDEE_Msk (0x1UL << ETH_DMACIER_CDEE_Pos)
8906#define ETH_DMACIER_CDEE ETH_DMACIER_CDEE_Msk /* Context Descriptor Error Enable */
8907#define ETH_DMACIER_FBEE_Pos (12U)
8908#define ETH_DMACIER_FBEE_Msk (0x1UL << ETH_DMACIER_FBEE_Pos)
8909#define ETH_DMACIER_FBEE ETH_DMACIER_FBEE_Msk /* Fatal Bus Error Enable */
8910#define ETH_DMACIER_ERIE_Pos (11U)
8911#define ETH_DMACIER_ERIE_Msk (0x1UL << ETH_DMACIER_ERIE_Pos)
8912#define ETH_DMACIER_ERIE ETH_DMACIER_ERIE_Msk /* Early Receive Interrupt Enable */
8913#define ETH_DMACIER_ETIE_Pos (10U)
8914#define ETH_DMACIER_ETIE_Msk (0x1UL << ETH_DMACIER_ETIE_Pos)
8915#define ETH_DMACIER_ETIE ETH_DMACIER_ETIE_Msk /* Early Transmit Interrupt Enable */
8916#define ETH_DMACIER_RWTE_Pos (9U)
8917#define ETH_DMACIER_RWTE_Msk (0x1UL << ETH_DMACIER_RWTE_Pos)
8918#define ETH_DMACIER_RWTE ETH_DMACIER_RWTE_Msk /* Receive Watchdog Timeout Enable */
8919#define ETH_DMACIER_RSE_Pos (8U)
8920#define ETH_DMACIER_RSE_Msk (0x1UL << ETH_DMACIER_RSE_Pos)
8921#define ETH_DMACIER_RSE ETH_DMACIER_RSE_Msk /* Receive Stopped Enable */
8922#define ETH_DMACIER_RBUE_Pos (7U)
8923#define ETH_DMACIER_RBUE_Msk (0x1UL << ETH_DMACIER_RBUE_Pos)
8924#define ETH_DMACIER_RBUE ETH_DMACIER_RBUE_Msk /* Receive Buffer Unavailable Enable */
8925#define ETH_DMACIER_RIE_Pos (6U)
8926#define ETH_DMACIER_RIE_Msk (0x1UL << ETH_DMACIER_RIE_Pos)
8927#define ETH_DMACIER_RIE ETH_DMACIER_RIE_Msk /* Receive Interrupt Enable */
8928#define ETH_DMACIER_TBUE_Pos (2U)
8929#define ETH_DMACIER_TBUE_Msk (0x1UL << ETH_DMACIER_TBUE_Pos)
8930#define ETH_DMACIER_TBUE ETH_DMACIER_TBUE_Msk /* Transmit Buffer Unavailable Enable */
8931#define ETH_DMACIER_TXSE_Pos (1U)
8932#define ETH_DMACIER_TXSE_Msk (0x1UL << ETH_DMACIER_TXSE_Pos)
8933#define ETH_DMACIER_TXSE ETH_DMACIER_TXSE_Msk /* Transmit Stopped Enable */
8934#define ETH_DMACIER_TIE_Pos (0U)
8935#define ETH_DMACIER_TIE_Msk (0x1UL << ETH_DMACIER_TIE_Pos)
8936#define ETH_DMACIER_TIE ETH_DMACIER_TIE_Msk /* Transmit Interrupt Enable */
8937
8938/* Bit definition for Ethernet DMA Channel Rx Interrupt Watchdog Timer Register */
8939#define ETH_DMACRIWTR_RWT_Pos (0U)
8940#define ETH_DMACRIWTR_RWT_Msk (0xFFUL << ETH_DMACRIWTR_RWT_Pos)
8941#define ETH_DMACRIWTR_RWT ETH_DMACRIWTR_RWT_Msk /* Receive Interrupt Watchdog Timer Count */
8942
8943/* Bit definition for Ethernet DMA Channel Current App Tx Desc Register */
8944#define ETH_DMACCATDR_CURTDESAPTR_Pos (0U)
8945#define ETH_DMACCATDR_CURTDESAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCATDR_CURTDESAPTR_Pos)
8946#define ETH_DMACCATDR_CURTDESAPTR ETH_DMACCATDR_CURTDESAPTR_Msk /* Application Transmit Descriptor Address Pointer */
8947
8948/* Bit definition for Ethernet DMA Channel Current App Rx Desc Register */
8949#define ETH_DMACCARDR_CURRDESAPTR_Pos (0U)
8950#define ETH_DMACCARDR_CURRDESAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCARDR_CURRDESAPTR_Pos)
8951#define ETH_DMACCARDR_CURRDESAPTR ETH_DMACCARDR_CURRDESAPTR_Msk /* Application Receive Descriptor Address Pointer */
8952
8953/* Bit definition for Ethernet DMA Channel Current App Tx Buffer Register */
8954#define ETH_DMACCATBR_CURTBUFAPTR_Pos (0U)
8955#define ETH_DMACCATBR_CURTBUFAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCATBR_CURTBUFAPTR_Pos)
8956#define ETH_DMACCATBR_CURTBUFAPTR ETH_DMACCATBR_CURTBUFAPTR_Msk /* Application Transmit Buffer Address Pointer */
8957
8958/* Bit definition for Ethernet DMA Channel Current App Rx Buffer Register */
8959#define ETH_DMACCARBR_CURRBUFAPTR_Pos (0U)
8960#define ETH_DMACCARBR_CURRBUFAPTR_Msk (0xFFFFFFFFUL << ETH_DMACCARBR_CURRBUFAPTR_Pos)
8961#define ETH_DMACCARBR_CURRBUFAPTR ETH_DMACCARBR_CURRBUFAPTR_Msk /* Application Receive Buffer Address Pointer */
8962
8963/* Bit definition for Ethernet DMA Channel Status Register */
8964#define ETH_DMACSR_REB_Pos (19U)
8965#define ETH_DMACSR_REB_Msk (0x7UL << ETH_DMACSR_REB_Pos)
8966#define ETH_DMACSR_REB ETH_DMACSR_REB_Msk /* Rx DMA Error Bits */
8967#define ETH_DMACSR_TEB_Pos (16U)
8968#define ETH_DMACSR_TEB_Msk (0x7UL << ETH_DMACSR_TEB_Pos)
8969#define ETH_DMACSR_TEB ETH_DMACSR_TEB_Msk /* Tx DMA Error Bits */
8970#define ETH_DMACSR_NIS_Pos (15U)
8971#define ETH_DMACSR_NIS_Msk (0x1UL << ETH_DMACSR_NIS_Pos)
8972#define ETH_DMACSR_NIS ETH_DMACSR_NIS_Msk /* Normal Interrupt Summary */
8973#define ETH_DMACSR_AIS_Pos (14U)
8974#define ETH_DMACSR_AIS_Msk (0x1UL << ETH_DMACSR_AIS_Pos)
8975#define ETH_DMACSR_AIS ETH_DMACSR_AIS_Msk /* Abnormal Interrupt Summary */
8976#define ETH_DMACSR_CDE_Pos (13U)
8977#define ETH_DMACSR_CDE_Msk (0x1UL << ETH_DMACSR_CDE_Pos)
8978#define ETH_DMACSR_CDE ETH_DMACSR_CDE_Msk /* Context Descriptor Error */
8979#define ETH_DMACSR_FBE_Pos (12U)
8980#define ETH_DMACSR_FBE_Msk (0x1UL << ETH_DMACSR_FBE_Pos)
8981#define ETH_DMACSR_FBE ETH_DMACSR_FBE_Msk /* Fatal Bus Error */
8982#define ETH_DMACSR_ERI_Pos (11U)
8983#define ETH_DMACSR_ERI_Msk (0x1UL << ETH_DMACSR_ERI_Pos)
8984#define ETH_DMACSR_ERI ETH_DMACSR_ERI_Msk /* Early Receive Interrupt */
8985#define ETH_DMACSR_ETI_Pos (10U)
8986#define ETH_DMACSR_ETI_Msk (0x1UL << ETH_DMACSR_ETI_Pos)
8987#define ETH_DMACSR_ETI ETH_DMACSR_ETI_Msk /* Early Transmit Interrupt */
8988#define ETH_DMACSR_RWT_Pos (9U)
8989#define ETH_DMACSR_RWT_Msk (0x1UL << ETH_DMACSR_RWT_Pos)
8990#define ETH_DMACSR_RWT ETH_DMACSR_RWT_Msk /* Receive Watchdog Timeout */
8991#define ETH_DMACSR_RPS_Pos (8U)
8992#define ETH_DMACSR_RPS_Msk (0x1UL << ETH_DMACSR_RPS_Pos)
8993#define ETH_DMACSR_RPS ETH_DMACSR_RPS_Msk /* Receive Process Stopped */
8994#define ETH_DMACSR_RBU_Pos (7U)
8995#define ETH_DMACSR_RBU_Msk (0x1UL << ETH_DMACSR_RBU_Pos)
8996#define ETH_DMACSR_RBU ETH_DMACSR_RBU_Msk /* Receive Buffer Unavailable */
8997#define ETH_DMACSR_RI_Pos (6U)
8998#define ETH_DMACSR_RI_Msk (0x1UL << ETH_DMACSR_RI_Pos)
8999#define ETH_DMACSR_RI ETH_DMACSR_RI_Msk /* Receive Interrupt */
9000#define ETH_DMACSR_TBU_Pos (2U)
9001#define ETH_DMACSR_TBU_Msk (0x1UL << ETH_DMACSR_TBU_Pos)
9002#define ETH_DMACSR_TBU ETH_DMACSR_TBU_Msk /* Transmit Buffer Unavailable */
9003#define ETH_DMACSR_TPS_Pos (1U)
9004#define ETH_DMACSR_TPS_Msk (0x1UL << ETH_DMACSR_TPS_Pos)
9005#define ETH_DMACSR_TPS ETH_DMACSR_TPS_Msk /* Transmit Process Stopped */
9006#define ETH_DMACSR_TI_Pos (0U)
9007#define ETH_DMACSR_TI_Msk (0x1UL << ETH_DMACSR_TI_Pos)
9008#define ETH_DMACSR_TI ETH_DMACSR_TI_Msk /* Transmit Interrupt */
9009
9010/* Bit definition for Ethernet DMA Channel missed frame count register */
9011#define ETH_DMACMFCR_MFCO_Pos (15U)
9012#define ETH_DMACMFCR_MFCO_Msk (0x1UL << ETH_DMACMFCR_MFCO_Pos)
9013#define ETH_DMACMFCR_MFCO ETH_DMACMFCR_MFCO_Msk /* Overflow status of the MFC Counter */
9014#define ETH_DMACMFCR_MFC_Pos (0U)
9015#define ETH_DMACMFCR_MFC_Msk (0x7FFUL << ETH_DMACMFCR_MFC_Pos)
9016#define ETH_DMACMFCR_MFC ETH_DMACMFCR_MFC_Msk /* The number of packet counters dropped by the DMA */
9017
9018/******************************************************************************/
9019/* */
9020/* DMA Controller */
9021/* */
9022/******************************************************************************/
9023/******************** Bits definition for DMA_SxCR register *****************/
9024#define DMA_SxCR_MBURST_Pos (23U)
9025#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)
9026#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk
9027#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)
9028#define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos)
9029#define DMA_SxCR_PBURST_Pos (21U)
9030#define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos)
9031#define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk
9032#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)
9033#define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos)
9034#define DMA_SxCR_TRBUFF_Pos (20U)
9035#define DMA_SxCR_TRBUFF_Msk (0x1UL << DMA_SxCR_TRBUFF_Pos)
9036#define DMA_SxCR_TRBUFF DMA_SxCR_TRBUFF_Msk
9037#define DMA_SxCR_CT_Pos (19U)
9038#define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos)
9039#define DMA_SxCR_CT DMA_SxCR_CT_Msk
9040#define DMA_SxCR_DBM_Pos (18U)
9041#define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos)
9042#define DMA_SxCR_DBM DMA_SxCR_DBM_Msk
9043#define DMA_SxCR_PL_Pos (16U)
9044#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)
9045#define DMA_SxCR_PL DMA_SxCR_PL_Msk
9046#define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos)
9047#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)
9048#define DMA_SxCR_PINCOS_Pos (15U)
9049#define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos)
9050#define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk
9051#define DMA_SxCR_MSIZE_Pos (13U)
9052#define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos)
9053#define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk
9054#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)
9055#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)
9056#define DMA_SxCR_PSIZE_Pos (11U)
9057#define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos)
9058#define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk /*< Peripheral data size */
9059#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)
9060#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)
9061#define DMA_SxCR_MINC_Pos (10U)
9062#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)
9063#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk
9064#define DMA_SxCR_PINC_Pos (9U)
9065#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)
9066#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk
9067#define DMA_SxCR_CIRC_Pos (8U)
9068#define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos)
9069#define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk
9070#define DMA_SxCR_DIR_Pos (6U)
9071#define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos)
9072#define DMA_SxCR_DIR DMA_SxCR_DIR_Msk
9073#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)
9074#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)
9075#define DMA_SxCR_PFCTRL_Pos (5U)
9076#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)
9077#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk
9078#define DMA_SxCR_TCIE_Pos (4U)
9079#define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos)
9080#define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk
9081#define DMA_SxCR_HTIE_Pos (3U)
9082#define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos)
9083#define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk
9084#define DMA_SxCR_TEIE_Pos (2U)
9085#define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos)
9086#define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk
9087#define DMA_SxCR_DMEIE_Pos (1U)
9088#define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos)
9089#define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk
9090#define DMA_SxCR_EN_Pos (0U)
9091#define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos)
9092#define DMA_SxCR_EN DMA_SxCR_EN_Msk
9094/******************** Bits definition for DMA_SxCNDTR register **************/
9095#define DMA_SxNDT_Pos (0U)
9096#define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos)
9097#define DMA_SxNDT DMA_SxNDT_Msk
9098#define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos)
9099#define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos)
9100#define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos)
9101#define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos)
9102#define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos)
9103#define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos)
9104#define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos)
9105#define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos)
9106#define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos)
9107#define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos)
9108#define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos)
9109#define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos)
9110#define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos)
9111#define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos)
9112#define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos)
9113#define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos)
9115/******************** Bits definition for DMA_SxFCR register ****************/
9116#define DMA_SxFCR_FEIE_Pos (7U)
9117#define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos)
9118#define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk
9119#define DMA_SxFCR_FS_Pos (3U)
9120#define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos)
9121#define DMA_SxFCR_FS DMA_SxFCR_FS_Msk
9122#define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos)
9123#define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos)
9124#define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos)
9125#define DMA_SxFCR_DMDIS_Pos (2U)
9126#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)
9127#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk
9128#define DMA_SxFCR_FTH_Pos (0U)
9129#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)
9130#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk
9131#define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos)
9132#define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos)
9134/******************** Bits definition for DMA_LISR register *****************/
9135#define DMA_LISR_TCIF3_Pos (27U)
9136#define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos)
9137#define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk
9138#define DMA_LISR_HTIF3_Pos (26U)
9139#define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos)
9140#define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk
9141#define DMA_LISR_TEIF3_Pos (25U)
9142#define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos)
9143#define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk
9144#define DMA_LISR_DMEIF3_Pos (24U)
9145#define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos)
9146#define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk
9147#define DMA_LISR_FEIF3_Pos (22U)
9148#define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos)
9149#define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk
9150#define DMA_LISR_TCIF2_Pos (21U)
9151#define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos)
9152#define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk
9153#define DMA_LISR_HTIF2_Pos (20U)
9154#define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos)
9155#define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk
9156#define DMA_LISR_TEIF2_Pos (19U)
9157#define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos)
9158#define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk
9159#define DMA_LISR_DMEIF2_Pos (18U)
9160#define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos)
9161#define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk
9162#define DMA_LISR_FEIF2_Pos (16U)
9163#define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos)
9164#define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk
9165#define DMA_LISR_TCIF1_Pos (11U)
9166#define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos)
9167#define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk
9168#define DMA_LISR_HTIF1_Pos (10U)
9169#define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos)
9170#define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk
9171#define DMA_LISR_TEIF1_Pos (9U)
9172#define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos)
9173#define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk
9174#define DMA_LISR_DMEIF1_Pos (8U)
9175#define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos)
9176#define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk
9177#define DMA_LISR_FEIF1_Pos (6U)
9178#define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos)
9179#define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk
9180#define DMA_LISR_TCIF0_Pos (5U)
9181#define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos)
9182#define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk
9183#define DMA_LISR_HTIF0_Pos (4U)
9184#define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos)
9185#define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk
9186#define DMA_LISR_TEIF0_Pos (3U)
9187#define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos)
9188#define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk
9189#define DMA_LISR_DMEIF0_Pos (2U)
9190#define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos)
9191#define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk
9192#define DMA_LISR_FEIF0_Pos (0U)
9193#define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos)
9194#define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
9196/******************** Bits definition for DMA_HISR register *****************/
9197#define DMA_HISR_TCIF7_Pos (27U)
9198#define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos)
9199#define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk
9200#define DMA_HISR_HTIF7_Pos (26U)
9201#define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos)
9202#define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk
9203#define DMA_HISR_TEIF7_Pos (25U)
9204#define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos)
9205#define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk
9206#define DMA_HISR_DMEIF7_Pos (24U)
9207#define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos)
9208#define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk
9209#define DMA_HISR_FEIF7_Pos (22U)
9210#define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos)
9211#define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk
9212#define DMA_HISR_TCIF6_Pos (21U)
9213#define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos)
9214#define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk
9215#define DMA_HISR_HTIF6_Pos (20U)
9216#define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos)
9217#define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk
9218#define DMA_HISR_TEIF6_Pos (19U)
9219#define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos)
9220#define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk
9221#define DMA_HISR_DMEIF6_Pos (18U)
9222#define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos)
9223#define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk
9224#define DMA_HISR_FEIF6_Pos (16U)
9225#define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos)
9226#define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk
9227#define DMA_HISR_TCIF5_Pos (11U)
9228#define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos)
9229#define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk
9230#define DMA_HISR_HTIF5_Pos (10U)
9231#define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos)
9232#define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk
9233#define DMA_HISR_TEIF5_Pos (9U)
9234#define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos)
9235#define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk
9236#define DMA_HISR_DMEIF5_Pos (8U)
9237#define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos)
9238#define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk
9239#define DMA_HISR_FEIF5_Pos (6U)
9240#define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos)
9241#define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk
9242#define DMA_HISR_TCIF4_Pos (5U)
9243#define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos)
9244#define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk
9245#define DMA_HISR_HTIF4_Pos (4U)
9246#define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos)
9247#define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk
9248#define DMA_HISR_TEIF4_Pos (3U)
9249#define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos)
9250#define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk
9251#define DMA_HISR_DMEIF4_Pos (2U)
9252#define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos)
9253#define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk
9254#define DMA_HISR_FEIF4_Pos (0U)
9255#define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos)
9256#define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk
9258/******************** Bits definition for DMA_LIFCR register ****************/
9259#define DMA_LIFCR_CTCIF3_Pos (27U)
9260#define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos)
9261#define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk
9262#define DMA_LIFCR_CHTIF3_Pos (26U)
9263#define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos)
9264#define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk
9265#define DMA_LIFCR_CTEIF3_Pos (25U)
9266#define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos)
9267#define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk
9268#define DMA_LIFCR_CDMEIF3_Pos (24U)
9269#define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos)
9270#define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk
9271#define DMA_LIFCR_CFEIF3_Pos (22U)
9272#define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos)
9273#define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk
9274#define DMA_LIFCR_CTCIF2_Pos (21U)
9275#define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos)
9276#define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk
9277#define DMA_LIFCR_CHTIF2_Pos (20U)
9278#define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos)
9279#define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk
9280#define DMA_LIFCR_CTEIF2_Pos (19U)
9281#define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos)
9282#define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk
9283#define DMA_LIFCR_CDMEIF2_Pos (18U)
9284#define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos)
9285#define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk
9286#define DMA_LIFCR_CFEIF2_Pos (16U)
9287#define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos)
9288#define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk
9289#define DMA_LIFCR_CTCIF1_Pos (11U)
9290#define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos)
9291#define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk
9292#define DMA_LIFCR_CHTIF1_Pos (10U)
9293#define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos)
9294#define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk
9295#define DMA_LIFCR_CTEIF1_Pos (9U)
9296#define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos)
9297#define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk
9298#define DMA_LIFCR_CDMEIF1_Pos (8U)
9299#define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos)
9300#define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk
9301#define DMA_LIFCR_CFEIF1_Pos (6U)
9302#define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos)
9303#define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk
9304#define DMA_LIFCR_CTCIF0_Pos (5U)
9305#define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos)
9306#define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
9307#define DMA_LIFCR_CHTIF0_Pos (4U)
9308#define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos)
9309#define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk
9310#define DMA_LIFCR_CTEIF0_Pos (3U)
9311#define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos)
9312#define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk
9313#define DMA_LIFCR_CDMEIF0_Pos (2U)
9314#define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos)
9315#define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk
9316#define DMA_LIFCR_CFEIF0_Pos (0U)
9317#define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos)
9318#define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk
9320/******************** Bits definition for DMA_HIFCR register ****************/
9321#define DMA_HIFCR_CTCIF7_Pos (27U)
9322#define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos)
9323#define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk
9324#define DMA_HIFCR_CHTIF7_Pos (26U)
9325#define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos)
9326#define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk
9327#define DMA_HIFCR_CTEIF7_Pos (25U)
9328#define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos)
9329#define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk
9330#define DMA_HIFCR_CDMEIF7_Pos (24U)
9331#define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos)
9332#define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk
9333#define DMA_HIFCR_CFEIF7_Pos (22U)
9334#define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos)
9335#define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk
9336#define DMA_HIFCR_CTCIF6_Pos (21U)
9337#define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos)
9338#define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk
9339#define DMA_HIFCR_CHTIF6_Pos (20U)
9340#define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos)
9341#define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk
9342#define DMA_HIFCR_CTEIF6_Pos (19U)
9343#define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos)
9344#define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk
9345#define DMA_HIFCR_CDMEIF6_Pos (18U)
9346#define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos)
9347#define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk
9348#define DMA_HIFCR_CFEIF6_Pos (16U)
9349#define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos)
9350#define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk
9351#define DMA_HIFCR_CTCIF5_Pos (11U)
9352#define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos)
9353#define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk
9354#define DMA_HIFCR_CHTIF5_Pos (10U)
9355#define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos)
9356#define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk
9357#define DMA_HIFCR_CTEIF5_Pos (9U)
9358#define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos)
9359#define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk
9360#define DMA_HIFCR_CDMEIF5_Pos (8U)
9361#define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos)
9362#define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk
9363#define DMA_HIFCR_CFEIF5_Pos (6U)
9364#define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos)
9365#define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk
9366#define DMA_HIFCR_CTCIF4_Pos (5U)
9367#define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos)
9368#define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk
9369#define DMA_HIFCR_CHTIF4_Pos (4U)
9370#define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos)
9371#define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk
9372#define DMA_HIFCR_CTEIF4_Pos (3U)
9373#define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos)
9374#define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk
9375#define DMA_HIFCR_CDMEIF4_Pos (2U)
9376#define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos)
9377#define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk
9378#define DMA_HIFCR_CFEIF4_Pos (0U)
9379#define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos)
9380#define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk
9382/****************** Bit definition for DMA_SxPAR register ********************/
9383#define DMA_SxPAR_PA_Pos (0U)
9384#define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)
9385#define DMA_SxPAR_PA DMA_SxPAR_PA_Msk
9387/****************** Bit definition for DMA_SxM0AR register ********************/
9388#define DMA_SxM0AR_M0A_Pos (0U)
9389#define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)
9390#define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk
9392/****************** Bit definition for DMA_SxM1AR register ********************/
9393#define DMA_SxM1AR_M1A_Pos (0U)
9394#define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)
9395#define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk
9397/******************************************************************************/
9398/* */
9399/* DMAMUX Controller */
9400/* */
9401/******************************************************************************/
9402/******************** Bits definition for DMAMUX_CxCR register **************/
9403#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U)
9404#define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9405#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk
9406#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9407#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9408#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9409#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9410#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9411#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9412#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9413#define DMAMUX_CxCR_DMAREQ_ID_7 (0x80UL << DMAMUX_CxCR_DMAREQ_ID_Pos)
9414#define DMAMUX_CxCR_SOIE_Pos (8U)
9415#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos)
9416#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk
9417#define DMAMUX_CxCR_EGE_Pos (9U)
9418#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos)
9419#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk
9420#define DMAMUX_CxCR_SE_Pos (16U)
9421#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos)
9422#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk
9423#define DMAMUX_CxCR_SPOL_Pos (17U)
9424#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos)
9425#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk
9426#define DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos)
9427#define DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos)
9428#define DMAMUX_CxCR_NBREQ_Pos (19U)
9429#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos)
9430#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk
9431#define DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos)
9432#define DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos)
9433#define DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos)
9434#define DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos)
9435#define DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos)
9436#define DMAMUX_CxCR_SYNC_ID_Pos (24U)
9437#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos)
9438#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk
9439#define DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos)
9440#define DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos)
9441#define DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos)
9442#define DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos)
9443#define DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos)
9445/******************** Bits definition for DMAMUX_CSR register **************/
9446#define DMAMUX_CSR_SOF0_Pos (0U)
9447#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos)
9448#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk
9449#define DMAMUX_CSR_SOF1_Pos (1U)
9450#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos)
9451#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk
9452#define DMAMUX_CSR_SOF2_Pos (2U)
9453#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos)
9454#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk
9455#define DMAMUX_CSR_SOF3_Pos (3U)
9456#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos)
9457#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk
9458#define DMAMUX_CSR_SOF4_Pos (4U)
9459#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos)
9460#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk
9461#define DMAMUX_CSR_SOF5_Pos (5U)
9462#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos)
9463#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk
9464#define DMAMUX_CSR_SOF6_Pos (6U)
9465#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos)
9466#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk
9467#define DMAMUX_CSR_SOF7_Pos (7U)
9468#define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos)
9469#define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk
9470#define DMAMUX_CSR_SOF8_Pos (8U)
9471#define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos)
9472#define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk
9473#define DMAMUX_CSR_SOF9_Pos (9U)
9474#define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos)
9475#define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk
9476#define DMAMUX_CSR_SOF10_Pos (10U)
9477#define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos)
9478#define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk
9479#define DMAMUX_CSR_SOF11_Pos (11U)
9480#define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos)
9481#define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk
9482#define DMAMUX_CSR_SOF12_Pos (12U)
9483#define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos)
9484#define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk
9485#define DMAMUX_CSR_SOF13_Pos (13U)
9486#define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos)
9487#define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk
9488#define DMAMUX_CSR_SOF14_Pos (14U)
9489#define DMAMUX_CSR_SOF14_Msk (0x1UL << DMAMUX_CSR_SOF14_Pos)
9490#define DMAMUX_CSR_SOF14 DMAMUX_CSR_SOF14_Msk
9491#define DMAMUX_CSR_SOF15_Pos (15U)
9492#define DMAMUX_CSR_SOF15_Msk (0x1UL << DMAMUX_CSR_SOF15_Pos)
9493#define DMAMUX_CSR_SOF15 DMAMUX_CSR_SOF15_Msk
9495/******************** Bits definition for DMAMUX_CFR register **************/
9496#define DMAMUX_CFR_CSOF0_Pos (0U)
9497#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos)
9498#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk
9499#define DMAMUX_CFR_CSOF1_Pos (1U)
9500#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos)
9501#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk
9502#define DMAMUX_CFR_CSOF2_Pos (2U)
9503#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos)
9504#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk
9505#define DMAMUX_CFR_CSOF3_Pos (3U)
9506#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos)
9507#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk
9508#define DMAMUX_CFR_CSOF4_Pos (4U)
9509#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos)
9510#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk
9511#define DMAMUX_CFR_CSOF5_Pos (5U)
9512#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos)
9513#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk
9514#define DMAMUX_CFR_CSOF6_Pos (6U)
9515#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos)
9516#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk
9517#define DMAMUX_CFR_CSOF7_Pos (7U)
9518#define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos)
9519#define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk
9520#define DMAMUX_CFR_CSOF8_Pos (8U)
9521#define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos)
9522#define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk
9523#define DMAMUX_CFR_CSOF9_Pos (9U)
9524#define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos)
9525#define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk
9526#define DMAMUX_CFR_CSOF10_Pos (10U)
9527#define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos)
9528#define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk
9529#define DMAMUX_CFR_CSOF11_Pos (11U)
9530#define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos)
9531#define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk
9532#define DMAMUX_CFR_CSOF12_Pos (12U)
9533#define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos)
9534#define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk
9535#define DMAMUX_CFR_CSOF13_Pos (13U)
9536#define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos)
9537#define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk
9538#define DMAMUX_CFR_CSOF14_Pos (14U)
9539#define DMAMUX_CFR_CSOF14_Msk (0x1UL << DMAMUX_CFR_CSOF14_Pos)
9540#define DMAMUX_CFR_CSOF14 DMAMUX_CFR_CSOF14_Msk
9541#define DMAMUX_CFR_CSOF15_Pos (15U)
9542#define DMAMUX_CFR_CSOF15_Msk (0x1UL << DMAMUX_CFR_CSOF15_Pos)
9543#define DMAMUX_CFR_CSOF15 DMAMUX_CFR_CSOF15_Msk
9545/******************** Bits definition for DMAMUX_RGxCR register ************/
9546#define DMAMUX_RGxCR_SIG_ID_Pos (0U)
9547#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos)
9548#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk
9549#define DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos)
9550#define DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos)
9551#define DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos)
9552#define DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos)
9553#define DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos)
9554#define DMAMUX_RGxCR_OIE_Pos (8U)
9555#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos)
9556#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk
9557#define DMAMUX_RGxCR_GE_Pos (16U)
9558#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos)
9559#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk
9560#define DMAMUX_RGxCR_GPOL_Pos (17U)
9561#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos)
9562#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk
9563#define DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos)
9564#define DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos)
9565#define DMAMUX_RGxCR_GNBREQ_Pos (19U)
9566#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos)
9567#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk
9568#define DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos)
9569#define DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos)
9570#define DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos)
9571#define DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos)
9572#define DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos)
9574/******************** Bits definition for DMAMUX_RGSR register **************/
9575#define DMAMUX_RGSR_OF0_Pos (0U)
9576#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos)
9577#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk
9578#define DMAMUX_RGSR_OF1_Pos (1U)
9579#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos)
9580#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk
9581#define DMAMUX_RGSR_OF2_Pos (2U)
9582#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos)
9583#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk
9584#define DMAMUX_RGSR_OF3_Pos (3U)
9585#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos)
9586#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk
9587#define DMAMUX_RGSR_OF4_Pos (4U)
9588#define DMAMUX_RGSR_OF4_Msk (0x1UL << DMAMUX_RGSR_OF4_Pos)
9589#define DMAMUX_RGSR_OF4 DMAMUX_RGSR_OF4_Msk
9590#define DMAMUX_RGSR_OF5_Pos (5U)
9591#define DMAMUX_RGSR_OF5_Msk (0x1UL << DMAMUX_RGSR_OF5_Pos)
9592#define DMAMUX_RGSR_OF5 DMAMUX_RGSR_OF5_Msk
9593#define DMAMUX_RGSR_OF6_Pos (6U)
9594#define DMAMUX_RGSR_OF6_Msk (0x1UL << DMAMUX_RGSR_OF6_Pos)
9595#define DMAMUX_RGSR_OF6 DMAMUX_RGSR_OF6_Msk
9596#define DMAMUX_RGSR_OF7_Pos (7U)
9597#define DMAMUX_RGSR_OF7_Msk (0x1UL << DMAMUX_RGSR_OF7_Pos)
9598#define DMAMUX_RGSR_OF7 DMAMUX_RGSR_OF7_Msk
9600/******************** Bits definition for DMAMUX_RGCFR register **************/
9601#define DMAMUX_RGCFR_COF0_Pos (0U)
9602#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos)
9603#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk
9604#define DMAMUX_RGCFR_COF1_Pos (1U)
9605#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos)
9606#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk
9607#define DMAMUX_RGCFR_COF2_Pos (2U)
9608#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos)
9609#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk
9610#define DMAMUX_RGCFR_COF3_Pos (3U)
9611#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos)
9612#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk
9613#define DMAMUX_RGCFR_COF4_Pos (4U)
9614#define DMAMUX_RGCFR_COF4_Msk (0x1UL << DMAMUX_RGCFR_COF4_Pos)
9615#define DMAMUX_RGCFR_COF4 DMAMUX_RGCFR_COF4_Msk
9616#define DMAMUX_RGCFR_COF5_Pos (5U)
9617#define DMAMUX_RGCFR_COF5_Msk (0x1UL << DMAMUX_RGCFR_COF5_Pos)
9618#define DMAMUX_RGCFR_COF5 DMAMUX_RGCFR_COF5_Msk
9619#define DMAMUX_RGCFR_COF6_Pos (6U)
9620#define DMAMUX_RGCFR_COF6_Msk (0x1UL << DMAMUX_RGCFR_COF6_Pos)
9621#define DMAMUX_RGCFR_COF6 DMAMUX_RGCFR_COF6_Msk
9622#define DMAMUX_RGCFR_COF7_Pos (7U)
9623#define DMAMUX_RGCFR_COF7_Msk (0x1UL << DMAMUX_RGCFR_COF7_Pos)
9624#define DMAMUX_RGCFR_COF7 DMAMUX_RGCFR_COF7_Msk
9626/******************************************************************************/
9627/* */
9628/* AHB Master DMA2D Controller (DMA2D) */
9629/* */
9630/******************************************************************************/
9631
9632/******************** Bit definition for DMA2D_CR register ******************/
9633
9634#define DMA2D_CR_START_Pos (0U)
9635#define DMA2D_CR_START_Msk (0x1UL << DMA2D_CR_START_Pos)
9636#define DMA2D_CR_START DMA2D_CR_START_Msk
9637#define DMA2D_CR_SUSP_Pos (1U)
9638#define DMA2D_CR_SUSP_Msk (0x1UL << DMA2D_CR_SUSP_Pos)
9639#define DMA2D_CR_SUSP DMA2D_CR_SUSP_Msk
9640#define DMA2D_CR_ABORT_Pos (2U)
9641#define DMA2D_CR_ABORT_Msk (0x1UL << DMA2D_CR_ABORT_Pos)
9642#define DMA2D_CR_ABORT DMA2D_CR_ABORT_Msk
9643#define DMA2D_CR_LOM_Pos (6U)
9644#define DMA2D_CR_LOM_Msk (0x1UL << DMA2D_CR_LOM_Pos)
9645#define DMA2D_CR_LOM DMA2D_CR_LOM_Msk
9646#define DMA2D_CR_TEIE_Pos (8U)
9647#define DMA2D_CR_TEIE_Msk (0x1UL << DMA2D_CR_TEIE_Pos)
9648#define DMA2D_CR_TEIE DMA2D_CR_TEIE_Msk
9649#define DMA2D_CR_TCIE_Pos (9U)
9650#define DMA2D_CR_TCIE_Msk (0x1UL << DMA2D_CR_TCIE_Pos)
9651#define DMA2D_CR_TCIE DMA2D_CR_TCIE_Msk
9652#define DMA2D_CR_TWIE_Pos (10U)
9653#define DMA2D_CR_TWIE_Msk (0x1UL << DMA2D_CR_TWIE_Pos)
9654#define DMA2D_CR_TWIE DMA2D_CR_TWIE_Msk
9655#define DMA2D_CR_CAEIE_Pos (11U)
9656#define DMA2D_CR_CAEIE_Msk (0x1UL << DMA2D_CR_CAEIE_Pos)
9657#define DMA2D_CR_CAEIE DMA2D_CR_CAEIE_Msk
9658#define DMA2D_CR_CTCIE_Pos (12U)
9659#define DMA2D_CR_CTCIE_Msk (0x1UL << DMA2D_CR_CTCIE_Pos)
9660#define DMA2D_CR_CTCIE DMA2D_CR_CTCIE_Msk
9661#define DMA2D_CR_CEIE_Pos (13U)
9662#define DMA2D_CR_CEIE_Msk (0x1UL << DMA2D_CR_CEIE_Pos)
9663#define DMA2D_CR_CEIE DMA2D_CR_CEIE_Msk
9664#define DMA2D_CR_MODE_Pos (16U)
9665#define DMA2D_CR_MODE_Msk (0x7UL << DMA2D_CR_MODE_Pos)
9666#define DMA2D_CR_MODE DMA2D_CR_MODE_Msk
9667#define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)
9668#define DMA2D_CR_MODE_1 (0x2UL << DMA2D_CR_MODE_Pos)
9669#define DMA2D_CR_MODE_2 (0x4UL << DMA2D_CR_MODE_Pos)
9671/******************** Bit definition for DMA2D_ISR register *****************/
9672
9673#define DMA2D_ISR_TEIF_Pos (0U)
9674#define DMA2D_ISR_TEIF_Msk (0x1UL << DMA2D_ISR_TEIF_Pos)
9675#define DMA2D_ISR_TEIF DMA2D_ISR_TEIF_Msk
9676#define DMA2D_ISR_TCIF_Pos (1U)
9677#define DMA2D_ISR_TCIF_Msk (0x1UL << DMA2D_ISR_TCIF_Pos)
9678#define DMA2D_ISR_TCIF DMA2D_ISR_TCIF_Msk
9679#define DMA2D_ISR_TWIF_Pos (2U)
9680#define DMA2D_ISR_TWIF_Msk (0x1UL << DMA2D_ISR_TWIF_Pos)
9681#define DMA2D_ISR_TWIF DMA2D_ISR_TWIF_Msk
9682#define DMA2D_ISR_CAEIF_Pos (3U)
9683#define DMA2D_ISR_CAEIF_Msk (0x1UL << DMA2D_ISR_CAEIF_Pos)
9684#define DMA2D_ISR_CAEIF DMA2D_ISR_CAEIF_Msk
9685#define DMA2D_ISR_CTCIF_Pos (4U)
9686#define DMA2D_ISR_CTCIF_Msk (0x1UL << DMA2D_ISR_CTCIF_Pos)
9687#define DMA2D_ISR_CTCIF DMA2D_ISR_CTCIF_Msk
9688#define DMA2D_ISR_CEIF_Pos (5U)
9689#define DMA2D_ISR_CEIF_Msk (0x1UL << DMA2D_ISR_CEIF_Pos)
9690#define DMA2D_ISR_CEIF DMA2D_ISR_CEIF_Msk
9692/******************** Bit definition for DMA2D_IFCR register ****************/
9693
9694#define DMA2D_IFCR_CTEIF_Pos (0U)
9695#define DMA2D_IFCR_CTEIF_Msk (0x1UL << DMA2D_IFCR_CTEIF_Pos)
9696#define DMA2D_IFCR_CTEIF DMA2D_IFCR_CTEIF_Msk
9697#define DMA2D_IFCR_CTCIF_Pos (1U)
9698#define DMA2D_IFCR_CTCIF_Msk (0x1UL << DMA2D_IFCR_CTCIF_Pos)
9699#define DMA2D_IFCR_CTCIF DMA2D_IFCR_CTCIF_Msk
9700#define DMA2D_IFCR_CTWIF_Pos (2U)
9701#define DMA2D_IFCR_CTWIF_Msk (0x1UL << DMA2D_IFCR_CTWIF_Pos)
9702#define DMA2D_IFCR_CTWIF DMA2D_IFCR_CTWIF_Msk
9703#define DMA2D_IFCR_CAECIF_Pos (3U)
9704#define DMA2D_IFCR_CAECIF_Msk (0x1UL << DMA2D_IFCR_CAECIF_Pos)
9705#define DMA2D_IFCR_CAECIF DMA2D_IFCR_CAECIF_Msk
9706#define DMA2D_IFCR_CCTCIF_Pos (4U)
9707#define DMA2D_IFCR_CCTCIF_Msk (0x1UL << DMA2D_IFCR_CCTCIF_Pos)
9708#define DMA2D_IFCR_CCTCIF DMA2D_IFCR_CCTCIF_Msk
9709#define DMA2D_IFCR_CCEIF_Pos (5U)
9710#define DMA2D_IFCR_CCEIF_Msk (0x1UL << DMA2D_IFCR_CCEIF_Pos)
9711#define DMA2D_IFCR_CCEIF DMA2D_IFCR_CCEIF_Msk
9713/******************** Bit definition for DMA2D_FGMAR register ***************/
9714
9715#define DMA2D_FGMAR_MA_Pos (0U)
9716#define DMA2D_FGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGMAR_MA_Pos)
9717#define DMA2D_FGMAR_MA DMA2D_FGMAR_MA_Msk
9719/******************** Bit definition for DMA2D_FGOR register ****************/
9720
9721#define DMA2D_FGOR_LO_Pos (0U)
9722#define DMA2D_FGOR_LO_Msk (0xFFFFUL << DMA2D_FGOR_LO_Pos)
9723#define DMA2D_FGOR_LO DMA2D_FGOR_LO_Msk
9725/******************** Bit definition for DMA2D_BGMAR register ***************/
9726
9727#define DMA2D_BGMAR_MA_Pos (0U)
9728#define DMA2D_BGMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGMAR_MA_Pos)
9729#define DMA2D_BGMAR_MA DMA2D_BGMAR_MA_Msk
9731/******************** Bit definition for DMA2D_BGOR register ****************/
9732
9733#define DMA2D_BGOR_LO_Pos (0U)
9734#define DMA2D_BGOR_LO_Msk (0xFFFFUL << DMA2D_BGOR_LO_Pos)
9735#define DMA2D_BGOR_LO DMA2D_BGOR_LO_Msk
9737/******************** Bit definition for DMA2D_FGPFCCR register *************/
9738
9739#define DMA2D_FGPFCCR_CM_Pos (0U)
9740#define DMA2D_FGPFCCR_CM_Msk (0xFUL << DMA2D_FGPFCCR_CM_Pos)
9741#define DMA2D_FGPFCCR_CM DMA2D_FGPFCCR_CM_Msk
9742#define DMA2D_FGPFCCR_CM_0 (0x1UL << DMA2D_FGPFCCR_CM_Pos)
9743#define DMA2D_FGPFCCR_CM_1 (0x2UL << DMA2D_FGPFCCR_CM_Pos)
9744#define DMA2D_FGPFCCR_CM_2 (0x4UL << DMA2D_FGPFCCR_CM_Pos)
9745#define DMA2D_FGPFCCR_CM_3 (0x8UL << DMA2D_FGPFCCR_CM_Pos)
9746#define DMA2D_FGPFCCR_CCM_Pos (4U)
9747#define DMA2D_FGPFCCR_CCM_Msk (0x1UL << DMA2D_FGPFCCR_CCM_Pos)
9748#define DMA2D_FGPFCCR_CCM DMA2D_FGPFCCR_CCM_Msk
9749#define DMA2D_FGPFCCR_START_Pos (5U)
9750#define DMA2D_FGPFCCR_START_Msk (0x1UL << DMA2D_FGPFCCR_START_Pos)
9751#define DMA2D_FGPFCCR_START DMA2D_FGPFCCR_START_Msk
9752#define DMA2D_FGPFCCR_CS_Pos (8U)
9753#define DMA2D_FGPFCCR_CS_Msk (0xFFUL << DMA2D_FGPFCCR_CS_Pos)
9754#define DMA2D_FGPFCCR_CS DMA2D_FGPFCCR_CS_Msk
9755#define DMA2D_FGPFCCR_AM_Pos (16U)
9756#define DMA2D_FGPFCCR_AM_Msk (0x3UL << DMA2D_FGPFCCR_AM_Pos)
9757#define DMA2D_FGPFCCR_AM DMA2D_FGPFCCR_AM_Msk
9758#define DMA2D_FGPFCCR_AM_0 (0x1UL << DMA2D_FGPFCCR_AM_Pos)
9759#define DMA2D_FGPFCCR_AM_1 (0x2UL << DMA2D_FGPFCCR_AM_Pos)
9760#define DMA2D_FGPFCCR_CSS_Pos (18U)
9761#define DMA2D_FGPFCCR_CSS_Msk (0x3UL << DMA2D_FGPFCCR_CSS_Pos)
9762#define DMA2D_FGPFCCR_CSS DMA2D_FGPFCCR_CSS_Msk /* !< Chroma Sub-Sampling */
9763#define DMA2D_FGPFCCR_CSS_0 (0x1UL << DMA2D_FGPFCCR_CSS_Pos)
9764#define DMA2D_FGPFCCR_CSS_1 (0x2UL << DMA2D_FGPFCCR_CSS_Pos)
9765#define DMA2D_FGPFCCR_AI_Pos (20U)
9766#define DMA2D_FGPFCCR_AI_Msk (0x1UL << DMA2D_FGPFCCR_AI_Pos)
9767#define DMA2D_FGPFCCR_AI DMA2D_FGPFCCR_AI_Msk
9768#define DMA2D_FGPFCCR_RBS_Pos (21U)
9769#define DMA2D_FGPFCCR_RBS_Msk (0x1UL << DMA2D_FGPFCCR_RBS_Pos)
9770#define DMA2D_FGPFCCR_RBS DMA2D_FGPFCCR_RBS_Msk
9771#define DMA2D_FGPFCCR_ALPHA_Pos (24U)
9772#define DMA2D_FGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_FGPFCCR_ALPHA_Pos)
9773#define DMA2D_FGPFCCR_ALPHA DMA2D_FGPFCCR_ALPHA_Msk
9775/******************** Bit definition for DMA2D_FGCOLR register **************/
9776
9777#define DMA2D_FGCOLR_BLUE_Pos (0U)
9778#define DMA2D_FGCOLR_BLUE_Msk (0xFFUL << DMA2D_FGCOLR_BLUE_Pos)
9779#define DMA2D_FGCOLR_BLUE DMA2D_FGCOLR_BLUE_Msk
9780#define DMA2D_FGCOLR_GREEN_Pos (8U)
9781#define DMA2D_FGCOLR_GREEN_Msk (0xFFUL << DMA2D_FGCOLR_GREEN_Pos)
9782#define DMA2D_FGCOLR_GREEN DMA2D_FGCOLR_GREEN_Msk
9783#define DMA2D_FGCOLR_RED_Pos (16U)
9784#define DMA2D_FGCOLR_RED_Msk (0xFFUL << DMA2D_FGCOLR_RED_Pos)
9785#define DMA2D_FGCOLR_RED DMA2D_FGCOLR_RED_Msk
9787/******************** Bit definition for DMA2D_BGPFCCR register *************/
9788
9789#define DMA2D_BGPFCCR_CM_Pos (0U)
9790#define DMA2D_BGPFCCR_CM_Msk (0xFUL << DMA2D_BGPFCCR_CM_Pos)
9791#define DMA2D_BGPFCCR_CM DMA2D_BGPFCCR_CM_Msk
9792#define DMA2D_BGPFCCR_CM_0 (0x1UL << DMA2D_BGPFCCR_CM_Pos)
9793#define DMA2D_BGPFCCR_CM_1 (0x2UL << DMA2D_BGPFCCR_CM_Pos)
9794#define DMA2D_BGPFCCR_CM_2 (0x4UL << DMA2D_BGPFCCR_CM_Pos)
9795#define DMA2D_BGPFCCR_CM_3 (0x8UL << DMA2D_BGPFCCR_CM_Pos)
9796#define DMA2D_BGPFCCR_CCM_Pos (4U)
9797#define DMA2D_BGPFCCR_CCM_Msk (0x1UL << DMA2D_BGPFCCR_CCM_Pos)
9798#define DMA2D_BGPFCCR_CCM DMA2D_BGPFCCR_CCM_Msk
9799#define DMA2D_BGPFCCR_START_Pos (5U)
9800#define DMA2D_BGPFCCR_START_Msk (0x1UL << DMA2D_BGPFCCR_START_Pos)
9801#define DMA2D_BGPFCCR_START DMA2D_BGPFCCR_START_Msk
9802#define DMA2D_BGPFCCR_CS_Pos (8U)
9803#define DMA2D_BGPFCCR_CS_Msk (0xFFUL << DMA2D_BGPFCCR_CS_Pos)
9804#define DMA2D_BGPFCCR_CS DMA2D_BGPFCCR_CS_Msk
9805#define DMA2D_BGPFCCR_AM_Pos (16U)
9806#define DMA2D_BGPFCCR_AM_Msk (0x3UL << DMA2D_BGPFCCR_AM_Pos)
9807#define DMA2D_BGPFCCR_AM DMA2D_BGPFCCR_AM_Msk
9808#define DMA2D_BGPFCCR_AM_0 (0x1UL << DMA2D_BGPFCCR_AM_Pos)
9809#define DMA2D_BGPFCCR_AM_1 (0x2UL << DMA2D_BGPFCCR_AM_Pos)
9810#define DMA2D_BGPFCCR_AI_Pos (20U)
9811#define DMA2D_BGPFCCR_AI_Msk (0x1UL << DMA2D_BGPFCCR_AI_Pos)
9812#define DMA2D_BGPFCCR_AI DMA2D_BGPFCCR_AI_Msk
9813#define DMA2D_BGPFCCR_RBS_Pos (21U)
9814#define DMA2D_BGPFCCR_RBS_Msk (0x1UL << DMA2D_BGPFCCR_RBS_Pos)
9815#define DMA2D_BGPFCCR_RBS DMA2D_BGPFCCR_RBS_Msk
9816#define DMA2D_BGPFCCR_ALPHA_Pos (24U)
9817#define DMA2D_BGPFCCR_ALPHA_Msk (0xFFUL << DMA2D_BGPFCCR_ALPHA_Pos)
9818#define DMA2D_BGPFCCR_ALPHA DMA2D_BGPFCCR_ALPHA_Msk
9820/******************** Bit definition for DMA2D_BGCOLR register **************/
9821
9822#define DMA2D_BGCOLR_BLUE_Pos (0U)
9823#define DMA2D_BGCOLR_BLUE_Msk (0xFFUL << DMA2D_BGCOLR_BLUE_Pos)
9824#define DMA2D_BGCOLR_BLUE DMA2D_BGCOLR_BLUE_Msk
9825#define DMA2D_BGCOLR_GREEN_Pos (8U)
9826#define DMA2D_BGCOLR_GREEN_Msk (0xFFUL << DMA2D_BGCOLR_GREEN_Pos)
9827#define DMA2D_BGCOLR_GREEN DMA2D_BGCOLR_GREEN_Msk
9828#define DMA2D_BGCOLR_RED_Pos (16U)
9829#define DMA2D_BGCOLR_RED_Msk (0xFFUL << DMA2D_BGCOLR_RED_Pos)
9830#define DMA2D_BGCOLR_RED DMA2D_BGCOLR_RED_Msk
9832/******************** Bit definition for DMA2D_FGCMAR register **************/
9833
9834#define DMA2D_FGCMAR_MA_Pos (0U)
9835#define DMA2D_FGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_FGCMAR_MA_Pos)
9836#define DMA2D_FGCMAR_MA DMA2D_FGCMAR_MA_Msk
9838/******************** Bit definition for DMA2D_BGCMAR register **************/
9839
9840#define DMA2D_BGCMAR_MA_Pos (0U)
9841#define DMA2D_BGCMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_BGCMAR_MA_Pos)
9842#define DMA2D_BGCMAR_MA DMA2D_BGCMAR_MA_Msk
9844/******************** Bit definition for DMA2D_OPFCCR register **************/
9845
9846#define DMA2D_OPFCCR_CM_Pos (0U)
9847#define DMA2D_OPFCCR_CM_Msk (0x7UL << DMA2D_OPFCCR_CM_Pos)
9848#define DMA2D_OPFCCR_CM DMA2D_OPFCCR_CM_Msk
9849#define DMA2D_OPFCCR_CM_0 (0x1UL << DMA2D_OPFCCR_CM_Pos)
9850#define DMA2D_OPFCCR_CM_1 (0x2UL << DMA2D_OPFCCR_CM_Pos)
9851#define DMA2D_OPFCCR_CM_2 (0x4UL << DMA2D_OPFCCR_CM_Pos)
9852#define DMA2D_OPFCCR_SB_Pos (8U)
9853#define DMA2D_OPFCCR_SB_Msk (0x1UL << DMA2D_OPFCCR_SB_Pos)
9854#define DMA2D_OPFCCR_SB DMA2D_OPFCCR_SB_Msk
9855#define DMA2D_OPFCCR_AI_Pos (20U)
9856#define DMA2D_OPFCCR_AI_Msk (0x1UL << DMA2D_OPFCCR_AI_Pos)
9857#define DMA2D_OPFCCR_AI DMA2D_OPFCCR_AI_Msk
9858#define DMA2D_OPFCCR_RBS_Pos (21U)
9859#define DMA2D_OPFCCR_RBS_Msk (0x1UL << DMA2D_OPFCCR_RBS_Pos)
9860#define DMA2D_OPFCCR_RBS DMA2D_OPFCCR_RBS_Msk
9862/******************** Bit definition for DMA2D_OCOLR register ***************/
9863
9866#define DMA2D_OCOLR_BLUE_1_Pos (0U)
9867#define DMA2D_OCOLR_BLUE_1_Msk (0xFFUL <<DMA2D_OCOLR_BLUE_1_Pos) /*0x000000FFU*/
9868#define DMA2D_OCOLR_BLUE_1 DMA2D_OCOLR_BLUE_1_Msk
9869#define DMA2D_OCOLR_GREEN_1_Pos (8U)
9870#define DMA2D_OCOLR_GREEN_1_Msk (0xFFUL<<DMA2D_OCOLR_GREEN_1_Pos) /*0x0000FF00U)*/
9871#define DMA2D_OCOLR_GREEN_1 DMA2D_OCOLR_GREEN_1_Msk
9872#define DMA2D_OCOLR_RED_1_Pos (16U)
9873#define DMA2D_OCOLR_RED_1_Msk (0xFFUL << DMA2D_OCOLR_RED_1_Pos) /*0x00FF0000U */
9874#define DMA2D_OCOLR_RED_1 DMA2D_OCOLR_RED_1_Msk
9875#define DMA2D_OCOLR_ALPHA_1_Pos (24U)
9876#define DMA2D_OCOLR_ALPHA_1_Msk (0xFFUL << DMA2D_OCOLR_ALPHA_1_Pos) /*0xFF000000U*/
9877#define DMA2D_OCOLR_ALPHA_1 DMA2D_OCOLR_ALPHA_1_Msk
9880#define DMA2D_OCOLR_BLUE_2_Pos (0U)
9881#define DMA2D_OCOLR_BLUE_2_Msk (0x1FUL <<DMA2D_OCOLR_BLUE_2_Pos) /*0x0000001FU*/
9882#define DMA2D_OCOLR_BLUE_2 DMA2D_OCOLR_BLUE_2_Msk
9883#define DMA2D_OCOLR_GREEN_2_Pos (5U)
9884#define DMA2D_OCOLR_GREEN_2_Msk (0x7EUL << DMA2D_OCOLR_GREEN_2_Pos) /* 0x000007E0U */
9885#define DMA2D_OCOLR_GREEN_2 DMA2D_OCOLR_GREEN_2_Msk
9886#define DMA2D_OCOLR_RED_2_Pos (11U)
9887#define DMA2D_OCOLR_RED_2_Msk (0xF8UL<<DMA2D_OCOLR_RED_2_Pos) /*0x0000F800U*/
9888#define DMA2D_OCOLR_RED_2 DMA2D_OCOLR_RED_2_Msk
9891#define DMA2D_OCOLR_BLUE_3_Pos (0U)
9892#define DMA2D_OCOLR_BLUE_3_Msk (0x1FUL << DMA2D_OCOLR_BLUE_3_Pos) /*0x0000001FU*/
9893#define DMA2D_OCOLR_BLUE_3 DMA2D_OCOLR_BLUE_3_Msk
9894#define DMA2D_OCOLR_GREEN_3_Pos (5U)
9895#define DMA2D_OCOLR_GREEN_3_Msk (0x3EUL << DMA2D_OCOLR_GREEN_3_Pos) /*0x000003E0U*/
9896#define DMA2D_OCOLR_GREEN_3 DMA2D_OCOLR_GREEN_3_Msk
9897#define DMA2D_OCOLR_RED_3_Pos (10U)
9898#define DMA2D_OCOLR_RED_3_Msk (0x7CUL << DMA2D_OCOLR_RED_3_Pos) /* 0x00007C00U*/
9899#define DMA2D_OCOLR_RED_3 DMA2D_OCOLR_RED_3_Msk
9900#define DMA2D_OCOLR_ALPHA_3_Pos (15U)
9901#define DMA2D_OCOLR_ALPHA_3_Msk (0x1UL << DMA2D_OCOLR_ALPHA_3_Pos) /*0x00008000U*/
9902#define DMA2D_OCOLR_ALPHA_3 DMA2D_OCOLR_ALPHA_3_Msk
9905#define DMA2D_OCOLR_BLUE_4_Pos (0U)
9906#define DMA2D_OCOLR_BLUE_4_Msk (0xFUL << DMA2D_OCOLR_BLUE_4_Pos) /*0x0000000FU*/
9907#define DMA2D_OCOLR_BLUE_4 DMA2D_OCOLR_BLUE_4_Msk
9908#define DMA2D_OCOLR_GREEN_4_Pos (4U)
9909#define DMA2D_OCOLR_GREEN_4_Msk (0xFUL << DMA2D_OCOLR_GREEN_4_Pos) /*0x000000F0U*/
9910#define DMA2D_OCOLR_GREEN_4 DMA2D_OCOLR_GREEN_4_Msk
9911#define DMA2D_OCOLR_RED_4_Pos (8U)
9912#define DMA2D_OCOLR_RED_4_Msk (0xFUL << DMA2D_OCOLR_RED_4_Pos) /*0x00000F00U*/
9913#define DMA2D_OCOLR_RED_4 DMA2D_OCOLR_RED_4_Msk
9914#define DMA2D_OCOLR_ALPHA_4_Pos (12U)
9915#define DMA2D_OCOLR_ALPHA_4_Msk (0xFUL << DMA2D_OCOLR_ALPHA_4_Pos) /*0x0000F000U*/
9916#define DMA2D_OCOLR_ALPHA_4 DMA2D_OCOLR_ALPHA_4_Msk
9918/******************** Bit definition for DMA2D_OMAR register ****************/
9919
9920#define DMA2D_OMAR_MA_Pos (0U)
9921#define DMA2D_OMAR_MA_Msk (0xFFFFFFFFUL << DMA2D_OMAR_MA_Pos)
9922#define DMA2D_OMAR_MA DMA2D_OMAR_MA_Msk
9924/******************** Bit definition for DMA2D_OOR register *****************/
9925
9926#define DMA2D_OOR_LO_Pos (0U)
9927#define DMA2D_OOR_LO_Msk (0xFFFFUL << DMA2D_OOR_LO_Pos)
9928#define DMA2D_OOR_LO DMA2D_OOR_LO_Msk
9930/******************** Bit definition for DMA2D_NLR register *****************/
9931
9932#define DMA2D_NLR_NL_Pos (0U)
9933#define DMA2D_NLR_NL_Msk (0xFFFFUL << DMA2D_NLR_NL_Pos)
9934#define DMA2D_NLR_NL DMA2D_NLR_NL_Msk
9935#define DMA2D_NLR_PL_Pos (16U)
9936#define DMA2D_NLR_PL_Msk (0x3FFFUL << DMA2D_NLR_PL_Pos)
9937#define DMA2D_NLR_PL DMA2D_NLR_PL_Msk
9939/******************** Bit definition for DMA2D_LWR register *****************/
9940
9941#define DMA2D_LWR_LW_Pos (0U)
9942#define DMA2D_LWR_LW_Msk (0xFFFFUL << DMA2D_LWR_LW_Pos)
9943#define DMA2D_LWR_LW DMA2D_LWR_LW_Msk
9945/******************** Bit definition for DMA2D_AMTCR register ***************/
9946
9947#define DMA2D_AMTCR_EN_Pos (0U)
9948#define DMA2D_AMTCR_EN_Msk (0x1UL << DMA2D_AMTCR_EN_Pos)
9949#define DMA2D_AMTCR_EN DMA2D_AMTCR_EN_Msk
9950#define DMA2D_AMTCR_DT_Pos (8U)
9951#define DMA2D_AMTCR_DT_Msk (0xFFUL << DMA2D_AMTCR_DT_Pos)
9952#define DMA2D_AMTCR_DT DMA2D_AMTCR_DT_Msk
9955/******************** Bit definition for DMA2D_FGCLUT register **************/
9956
9957/******************** Bit definition for DMA2D_BGCLUT register **************/
9958
9959
9960/******************************************************************************/
9961/* */
9962/* External Interrupt/Event Controller */
9963/* */
9964/******************************************************************************/
9965/****************** Bit definition for EXTI_RTSR1 register *******************/
9966#define EXTI_RTSR1_TR_Pos (0U)
9967#define EXTI_RTSR1_TR_Msk (0x3FFFFFUL << EXTI_RTSR1_TR_Pos)
9968#define EXTI_RTSR1_TR EXTI_RTSR1_TR_Msk
9969#define EXTI_RTSR1_TR0_Pos (0U)
9970#define EXTI_RTSR1_TR0_Msk (0x1UL << EXTI_RTSR1_TR0_Pos)
9971#define EXTI_RTSR1_TR0 EXTI_RTSR1_TR0_Msk
9972#define EXTI_RTSR1_TR1_Pos (1U)
9973#define EXTI_RTSR1_TR1_Msk (0x1UL << EXTI_RTSR1_TR1_Pos)
9974#define EXTI_RTSR1_TR1 EXTI_RTSR1_TR1_Msk
9975#define EXTI_RTSR1_TR2_Pos (2U)
9976#define EXTI_RTSR1_TR2_Msk (0x1UL << EXTI_RTSR1_TR2_Pos)
9977#define EXTI_RTSR1_TR2 EXTI_RTSR1_TR2_Msk
9978#define EXTI_RTSR1_TR3_Pos (3U)
9979#define EXTI_RTSR1_TR3_Msk (0x1UL << EXTI_RTSR1_TR3_Pos)
9980#define EXTI_RTSR1_TR3 EXTI_RTSR1_TR3_Msk
9981#define EXTI_RTSR1_TR4_Pos (4U)
9982#define EXTI_RTSR1_TR4_Msk (0x1UL << EXTI_RTSR1_TR4_Pos)
9983#define EXTI_RTSR1_TR4 EXTI_RTSR1_TR4_Msk
9984#define EXTI_RTSR1_TR5_Pos (5U)
9985#define EXTI_RTSR1_TR5_Msk (0x1UL << EXTI_RTSR1_TR5_Pos)
9986#define EXTI_RTSR1_TR5 EXTI_RTSR1_TR5_Msk
9987#define EXTI_RTSR1_TR6_Pos (6U)
9988#define EXTI_RTSR1_TR6_Msk (0x1UL << EXTI_RTSR1_TR6_Pos)
9989#define EXTI_RTSR1_TR6 EXTI_RTSR1_TR6_Msk
9990#define EXTI_RTSR1_TR7_Pos (7U)
9991#define EXTI_RTSR1_TR7_Msk (0x1UL << EXTI_RTSR1_TR7_Pos)
9992#define EXTI_RTSR1_TR7 EXTI_RTSR1_TR7_Msk
9993#define EXTI_RTSR1_TR8_Pos (8U)
9994#define EXTI_RTSR1_TR8_Msk (0x1UL << EXTI_RTSR1_TR8_Pos)
9995#define EXTI_RTSR1_TR8 EXTI_RTSR1_TR8_Msk
9996#define EXTI_RTSR1_TR9_Pos (9U)
9997#define EXTI_RTSR1_TR9_Msk (0x1UL << EXTI_RTSR1_TR9_Pos)
9998#define EXTI_RTSR1_TR9 EXTI_RTSR1_TR9_Msk
9999#define EXTI_RTSR1_TR10_Pos (10U)
10000#define EXTI_RTSR1_TR10_Msk (0x1UL << EXTI_RTSR1_TR10_Pos)
10001#define EXTI_RTSR1_TR10 EXTI_RTSR1_TR10_Msk
10002#define EXTI_RTSR1_TR11_Pos (11U)
10003#define EXTI_RTSR1_TR11_Msk (0x1UL << EXTI_RTSR1_TR11_Pos)
10004#define EXTI_RTSR1_TR11 EXTI_RTSR1_TR11_Msk
10005#define EXTI_RTSR1_TR12_Pos (12U)
10006#define EXTI_RTSR1_TR12_Msk (0x1UL << EXTI_RTSR1_TR12_Pos)
10007#define EXTI_RTSR1_TR12 EXTI_RTSR1_TR12_Msk
10008#define EXTI_RTSR1_TR13_Pos (13U)
10009#define EXTI_RTSR1_TR13_Msk (0x1UL << EXTI_RTSR1_TR13_Pos)
10010#define EXTI_RTSR1_TR13 EXTI_RTSR1_TR13_Msk
10011#define EXTI_RTSR1_TR14_Pos (14U)
10012#define EXTI_RTSR1_TR14_Msk (0x1UL << EXTI_RTSR1_TR14_Pos)
10013#define EXTI_RTSR1_TR14 EXTI_RTSR1_TR14_Msk
10014#define EXTI_RTSR1_TR15_Pos (15U)
10015#define EXTI_RTSR1_TR15_Msk (0x1UL << EXTI_RTSR1_TR15_Pos)
10016#define EXTI_RTSR1_TR15 EXTI_RTSR1_TR15_Msk
10017#define EXTI_RTSR1_TR16_Pos (16U)
10018#define EXTI_RTSR1_TR16_Msk (0x1UL << EXTI_RTSR1_TR16_Pos)
10019#define EXTI_RTSR1_TR16 EXTI_RTSR1_TR16_Msk
10020#define EXTI_RTSR1_TR17_Pos (17U)
10021#define EXTI_RTSR1_TR17_Msk (0x1UL << EXTI_RTSR1_TR17_Pos)
10022#define EXTI_RTSR1_TR17 EXTI_RTSR1_TR17_Msk
10023#define EXTI_RTSR1_TR18_Pos (18U)
10024#define EXTI_RTSR1_TR18_Msk (0x1UL << EXTI_RTSR1_TR18_Pos)
10025#define EXTI_RTSR1_TR18 EXTI_RTSR1_TR18_Msk
10026#define EXTI_RTSR1_TR19_Pos (19U)
10027#define EXTI_RTSR1_TR19_Msk (0x1UL << EXTI_RTSR1_TR19_Pos)
10028#define EXTI_RTSR1_TR19 EXTI_RTSR1_TR19_Msk
10029#define EXTI_RTSR1_TR20_Pos (20U)
10030#define EXTI_RTSR1_TR20_Msk (0x1UL << EXTI_RTSR1_TR20_Pos)
10031#define EXTI_RTSR1_TR20 EXTI_RTSR1_TR20_Msk
10032#define EXTI_RTSR1_TR21_Pos (21U)
10033#define EXTI_RTSR1_TR21_Msk (0x1UL << EXTI_RTSR1_TR21_Pos)
10034#define EXTI_RTSR1_TR21 EXTI_RTSR1_TR21_Msk
10036/****************** Bit definition for EXTI_FTSR1 register *******************/
10037#define EXTI_FTSR1_TR_Pos (0U)
10038#define EXTI_FTSR1_TR_Msk (0x3FFFFFUL << EXTI_FTSR1_TR_Pos)
10039#define EXTI_FTSR1_TR EXTI_FTSR1_TR_Msk
10040#define EXTI_FTSR1_TR0_Pos (0U)
10041#define EXTI_FTSR1_TR0_Msk (0x1UL << EXTI_FTSR1_TR0_Pos)
10042#define EXTI_FTSR1_TR0 EXTI_FTSR1_TR0_Msk
10043#define EXTI_FTSR1_TR1_Pos (1U)
10044#define EXTI_FTSR1_TR1_Msk (0x1UL << EXTI_FTSR1_TR1_Pos)
10045#define EXTI_FTSR1_TR1 EXTI_FTSR1_TR1_Msk
10046#define EXTI_FTSR1_TR2_Pos (2U)
10047#define EXTI_FTSR1_TR2_Msk (0x1UL << EXTI_FTSR1_TR2_Pos)
10048#define EXTI_FTSR1_TR2 EXTI_FTSR1_TR2_Msk
10049#define EXTI_FTSR1_TR3_Pos (3U)
10050#define EXTI_FTSR1_TR3_Msk (0x1UL << EXTI_FTSR1_TR3_Pos)
10051#define EXTI_FTSR1_TR3 EXTI_FTSR1_TR3_Msk
10052#define EXTI_FTSR1_TR4_Pos (4U)
10053#define EXTI_FTSR1_TR4_Msk (0x1UL << EXTI_FTSR1_TR4_Pos)
10054#define EXTI_FTSR1_TR4 EXTI_FTSR1_TR4_Msk
10055#define EXTI_FTSR1_TR5_Pos (5U)
10056#define EXTI_FTSR1_TR5_Msk (0x1UL << EXTI_FTSR1_TR5_Pos)
10057#define EXTI_FTSR1_TR5 EXTI_FTSR1_TR5_Msk
10058#define EXTI_FTSR1_TR6_Pos (6U)
10059#define EXTI_FTSR1_TR6_Msk (0x1UL << EXTI_FTSR1_TR6_Pos)
10060#define EXTI_FTSR1_TR6 EXTI_FTSR1_TR6_Msk
10061#define EXTI_FTSR1_TR7_Pos (7U)
10062#define EXTI_FTSR1_TR7_Msk (0x1UL << EXTI_FTSR1_TR7_Pos)
10063#define EXTI_FTSR1_TR7 EXTI_FTSR1_TR7_Msk
10064#define EXTI_FTSR1_TR8_Pos (8U)
10065#define EXTI_FTSR1_TR8_Msk (0x1UL << EXTI_FTSR1_TR8_Pos)
10066#define EXTI_FTSR1_TR8 EXTI_FTSR1_TR8_Msk
10067#define EXTI_FTSR1_TR9_Pos (9U)
10068#define EXTI_FTSR1_TR9_Msk (0x1UL << EXTI_FTSR1_TR9_Pos)
10069#define EXTI_FTSR1_TR9 EXTI_FTSR1_TR9_Msk
10070#define EXTI_FTSR1_TR10_Pos (10U)
10071#define EXTI_FTSR1_TR10_Msk (0x1UL << EXTI_FTSR1_TR10_Pos)
10072#define EXTI_FTSR1_TR10 EXTI_FTSR1_TR10_Msk
10073#define EXTI_FTSR1_TR11_Pos (11U)
10074#define EXTI_FTSR1_TR11_Msk (0x1UL << EXTI_FTSR1_TR11_Pos)
10075#define EXTI_FTSR1_TR11 EXTI_FTSR1_TR11_Msk
10076#define EXTI_FTSR1_TR12_Pos (12U)
10077#define EXTI_FTSR1_TR12_Msk (0x1UL << EXTI_FTSR1_TR12_Pos)
10078#define EXTI_FTSR1_TR12 EXTI_FTSR1_TR12_Msk
10079#define EXTI_FTSR1_TR13_Pos (13U)
10080#define EXTI_FTSR1_TR13_Msk (0x1UL << EXTI_FTSR1_TR13_Pos)
10081#define EXTI_FTSR1_TR13 EXTI_FTSR1_TR13_Msk
10082#define EXTI_FTSR1_TR14_Pos (14U)
10083#define EXTI_FTSR1_TR14_Msk (0x1UL << EXTI_FTSR1_TR14_Pos)
10084#define EXTI_FTSR1_TR14 EXTI_FTSR1_TR14_Msk
10085#define EXTI_FTSR1_TR15_Pos (15U)
10086#define EXTI_FTSR1_TR15_Msk (0x1UL << EXTI_FTSR1_TR15_Pos)
10087#define EXTI_FTSR1_TR15 EXTI_FTSR1_TR15_Msk
10088#define EXTI_FTSR1_TR16_Pos (16U)
10089#define EXTI_FTSR1_TR16_Msk (0x1UL << EXTI_FTSR1_TR16_Pos)
10090#define EXTI_FTSR1_TR16 EXTI_FTSR1_TR16_Msk
10091#define EXTI_FTSR1_TR17_Pos (17U)
10092#define EXTI_FTSR1_TR17_Msk (0x1UL << EXTI_FTSR1_TR17_Pos)
10093#define EXTI_FTSR1_TR17 EXTI_FTSR1_TR17_Msk
10094#define EXTI_FTSR1_TR18_Pos (18U)
10095#define EXTI_FTSR1_TR18_Msk (0x1UL << EXTI_FTSR1_TR18_Pos)
10096#define EXTI_FTSR1_TR18 EXTI_FTSR1_TR18_Msk
10097#define EXTI_FTSR1_TR19_Pos (19U)
10098#define EXTI_FTSR1_TR19_Msk (0x1UL << EXTI_FTSR1_TR19_Pos)
10099#define EXTI_FTSR1_TR19 EXTI_FTSR1_TR19_Msk
10100#define EXTI_FTSR1_TR20_Pos (20U)
10101#define EXTI_FTSR1_TR20_Msk (0x1UL << EXTI_FTSR1_TR20_Pos)
10102#define EXTI_FTSR1_TR20 EXTI_FTSR1_TR20_Msk
10103#define EXTI_FTSR1_TR21_Pos (21U)
10104#define EXTI_FTSR1_TR21_Msk (0x1UL << EXTI_FTSR1_TR21_Pos)
10105#define EXTI_FTSR1_TR21 EXTI_FTSR1_TR21_Msk
10107/****************** Bit definition for EXTI_SWIER1 register ******************/
10108#define EXTI_SWIER1_SWIER0_Pos (0U)
10109#define EXTI_SWIER1_SWIER0_Msk (0x1UL << EXTI_SWIER1_SWIER0_Pos)
10110#define EXTI_SWIER1_SWIER0 EXTI_SWIER1_SWIER0_Msk
10111#define EXTI_SWIER1_SWIER1_Pos (1U)
10112#define EXTI_SWIER1_SWIER1_Msk (0x1UL << EXTI_SWIER1_SWIER1_Pos)
10113#define EXTI_SWIER1_SWIER1 EXTI_SWIER1_SWIER1_Msk
10114#define EXTI_SWIER1_SWIER2_Pos (2U)
10115#define EXTI_SWIER1_SWIER2_Msk (0x1UL << EXTI_SWIER1_SWIER2_Pos)
10116#define EXTI_SWIER1_SWIER2 EXTI_SWIER1_SWIER2_Msk
10117#define EXTI_SWIER1_SWIER3_Pos (3U)
10118#define EXTI_SWIER1_SWIER3_Msk (0x1UL << EXTI_SWIER1_SWIER3_Pos)
10119#define EXTI_SWIER1_SWIER3 EXTI_SWIER1_SWIER3_Msk
10120#define EXTI_SWIER1_SWIER4_Pos (4U)
10121#define EXTI_SWIER1_SWIER4_Msk (0x1UL << EXTI_SWIER1_SWIER4_Pos)
10122#define EXTI_SWIER1_SWIER4 EXTI_SWIER1_SWIER4_Msk
10123#define EXTI_SWIER1_SWIER5_Pos (5U)
10124#define EXTI_SWIER1_SWIER5_Msk (0x1UL << EXTI_SWIER1_SWIER5_Pos)
10125#define EXTI_SWIER1_SWIER5 EXTI_SWIER1_SWIER5_Msk
10126#define EXTI_SWIER1_SWIER6_Pos (6U)
10127#define EXTI_SWIER1_SWIER6_Msk (0x1UL << EXTI_SWIER1_SWIER6_Pos)
10128#define EXTI_SWIER1_SWIER6 EXTI_SWIER1_SWIER6_Msk
10129#define EXTI_SWIER1_SWIER7_Pos (7U)
10130#define EXTI_SWIER1_SWIER7_Msk (0x1UL << EXTI_SWIER1_SWIER7_Pos)
10131#define EXTI_SWIER1_SWIER7 EXTI_SWIER1_SWIER7_Msk
10132#define EXTI_SWIER1_SWIER8_Pos (8U)
10133#define EXTI_SWIER1_SWIER8_Msk (0x1UL << EXTI_SWIER1_SWIER8_Pos)
10134#define EXTI_SWIER1_SWIER8 EXTI_SWIER1_SWIER8_Msk
10135#define EXTI_SWIER1_SWIER9_Pos (9U)
10136#define EXTI_SWIER1_SWIER9_Msk (0x1UL << EXTI_SWIER1_SWIER9_Pos)
10137#define EXTI_SWIER1_SWIER9 EXTI_SWIER1_SWIER9_Msk
10138#define EXTI_SWIER1_SWIER10_Pos (10U)
10139#define EXTI_SWIER1_SWIER10_Msk (0x1UL << EXTI_SWIER1_SWIER10_Pos)
10140#define EXTI_SWIER1_SWIER10 EXTI_SWIER1_SWIER10_Msk
10141#define EXTI_SWIER1_SWIER11_Pos (11U)
10142#define EXTI_SWIER1_SWIER11_Msk (0x1UL << EXTI_SWIER1_SWIER11_Pos)
10143#define EXTI_SWIER1_SWIER11 EXTI_SWIER1_SWIER11_Msk
10144#define EXTI_SWIER1_SWIER12_Pos (12U)
10145#define EXTI_SWIER1_SWIER12_Msk (0x1UL << EXTI_SWIER1_SWIER12_Pos)
10146#define EXTI_SWIER1_SWIER12 EXTI_SWIER1_SWIER12_Msk
10147#define EXTI_SWIER1_SWIER13_Pos (13U)
10148#define EXTI_SWIER1_SWIER13_Msk (0x1UL << EXTI_SWIER1_SWIER13_Pos)
10149#define EXTI_SWIER1_SWIER13 EXTI_SWIER1_SWIER13_Msk
10150#define EXTI_SWIER1_SWIER14_Pos (14U)
10151#define EXTI_SWIER1_SWIER14_Msk (0x1UL << EXTI_SWIER1_SWIER14_Pos)
10152#define EXTI_SWIER1_SWIER14 EXTI_SWIER1_SWIER14_Msk
10153#define EXTI_SWIER1_SWIER15_Pos (15U)
10154#define EXTI_SWIER1_SWIER15_Msk (0x1UL << EXTI_SWIER1_SWIER15_Pos)
10155#define EXTI_SWIER1_SWIER15 EXTI_SWIER1_SWIER15_Msk
10156#define EXTI_SWIER1_SWIER16_Pos (16U)
10157#define EXTI_SWIER1_SWIER16_Msk (0x1UL << EXTI_SWIER1_SWIER16_Pos)
10158#define EXTI_SWIER1_SWIER16 EXTI_SWIER1_SWIER16_Msk
10159#define EXTI_SWIER1_SWIER17_Pos (17U)
10160#define EXTI_SWIER1_SWIER17_Msk (0x1UL << EXTI_SWIER1_SWIER17_Pos)
10161#define EXTI_SWIER1_SWIER17 EXTI_SWIER1_SWIER17_Msk
10162#define EXTI_SWIER1_SWIER18_Pos (18U)
10163#define EXTI_SWIER1_SWIER18_Msk (0x1UL << EXTI_SWIER1_SWIER18_Pos)
10164#define EXTI_SWIER1_SWIER18 EXTI_SWIER1_SWIER18_Msk
10165#define EXTI_SWIER1_SWIER19_Pos (19U)
10166#define EXTI_SWIER1_SWIER19_Msk (0x1UL << EXTI_SWIER1_SWIER19_Pos)
10167#define EXTI_SWIER1_SWIER19 EXTI_SWIER1_SWIER19_Msk
10168#define EXTI_SWIER1_SWIER20_Pos (20U)
10169#define EXTI_SWIER1_SWIER20_Msk (0x1UL << EXTI_SWIER1_SWIER20_Pos)
10170#define EXTI_SWIER1_SWIER20 EXTI_SWIER1_SWIER20_Msk
10171#define EXTI_SWIER1_SWIER21_Pos (21U)
10172#define EXTI_SWIER1_SWIER21_Msk (0x1UL << EXTI_SWIER1_SWIER21_Pos)
10173#define EXTI_SWIER1_SWIER21 EXTI_SWIER1_SWIER21_Msk
10175/****************** Bit definition for EXTI_D3PMR1 register ******************/
10176#define EXTI_D3PMR1_MR0_Pos (0U)
10177#define EXTI_D3PMR1_MR0_Msk (0x1UL << EXTI_D3PMR1_MR0_Pos)
10178#define EXTI_D3PMR1_MR0 EXTI_D3PMR1_MR0_Msk
10179#define EXTI_D3PMR1_MR1_Pos (1U)
10180#define EXTI_D3PMR1_MR1_Msk (0x1UL << EXTI_D3PMR1_MR1_Pos)
10181#define EXTI_D3PMR1_MR1 EXTI_D3PMR1_MR1_Msk
10182#define EXTI_D3PMR1_MR2_Pos (2U)
10183#define EXTI_D3PMR1_MR2_Msk (0x1UL << EXTI_D3PMR1_MR2_Pos)
10184#define EXTI_D3PMR1_MR2 EXTI_D3PMR1_MR2_Msk
10185#define EXTI_D3PMR1_MR3_Pos (3U)
10186#define EXTI_D3PMR1_MR3_Msk (0x1UL << EXTI_D3PMR1_MR3_Pos)
10187#define EXTI_D3PMR1_MR3 EXTI_D3PMR1_MR3_Msk
10188#define EXTI_D3PMR1_MR4_Pos (4U)
10189#define EXTI_D3PMR1_MR4_Msk (0x1UL << EXTI_D3PMR1_MR4_Pos)
10190#define EXTI_D3PMR1_MR4 EXTI_D3PMR1_MR4_Msk
10191#define EXTI_D3PMR1_MR5_Pos (5U)
10192#define EXTI_D3PMR1_MR5_Msk (0x1UL << EXTI_D3PMR1_MR5_Pos)
10193#define EXTI_D3PMR1_MR5 EXTI_D3PMR1_MR5_Msk
10194#define EXTI_D3PMR1_MR6_Pos (6U)
10195#define EXTI_D3PMR1_MR6_Msk (0x1UL << EXTI_D3PMR1_MR6_Pos)
10196#define EXTI_D3PMR1_MR6 EXTI_D3PMR1_MR6_Msk
10197#define EXTI_D3PMR1_MR7_Pos (7U)
10198#define EXTI_D3PMR1_MR7_Msk (0x1UL << EXTI_D3PMR1_MR7_Pos)
10199#define EXTI_D3PMR1_MR7 EXTI_D3PMR1_MR7_Msk
10200#define EXTI_D3PMR1_MR8_Pos (8U)
10201#define EXTI_D3PMR1_MR8_Msk (0x1UL << EXTI_D3PMR1_MR8_Pos)
10202#define EXTI_D3PMR1_MR8 EXTI_D3PMR1_MR8_Msk
10203#define EXTI_D3PMR1_MR9_Pos (9U)
10204#define EXTI_D3PMR1_MR9_Msk (0x1UL << EXTI_D3PMR1_MR9_Pos)
10205#define EXTI_D3PMR1_MR9 EXTI_D3PMR1_MR9_Msk
10206#define EXTI_D3PMR1_MR10_Pos (10U)
10207#define EXTI_D3PMR1_MR10_Msk (0x1UL << EXTI_D3PMR1_MR10_Pos)
10208#define EXTI_D3PMR1_MR10 EXTI_D3PMR1_MR10_Msk
10209#define EXTI_D3PMR1_MR11_Pos (11U)
10210#define EXTI_D3PMR1_MR11_Msk (0x1UL << EXTI_D3PMR1_MR11_Pos)
10211#define EXTI_D3PMR1_MR11 EXTI_D3PMR1_MR11_Msk
10212#define EXTI_D3PMR1_MR12_Pos (12U)
10213#define EXTI_D3PMR1_MR12_Msk (0x1UL << EXTI_D3PMR1_MR12_Pos)
10214#define EXTI_D3PMR1_MR12 EXTI_D3PMR1_MR12_Msk
10215#define EXTI_D3PMR1_MR13_Pos (13U)
10216#define EXTI_D3PMR1_MR13_Msk (0x1UL << EXTI_D3PMR1_MR13_Pos)
10217#define EXTI_D3PMR1_MR13 EXTI_D3PMR1_MR13_Msk
10218#define EXTI_D3PMR1_MR14_Pos (14U)
10219#define EXTI_D3PMR1_MR14_Msk (0x1UL << EXTI_D3PMR1_MR14_Pos)
10220#define EXTI_D3PMR1_MR14 EXTI_D3PMR1_MR14_Msk
10221#define EXTI_D3PMR1_MR15_Pos (15U)
10222#define EXTI_D3PMR1_MR15_Msk (0x1UL << EXTI_D3PMR1_MR15_Pos)
10223#define EXTI_D3PMR1_MR15 EXTI_D3PMR1_MR15_Msk
10224#define EXTI_D3PMR1_MR19_Pos (19U)
10225#define EXTI_D3PMR1_MR19_Msk (0x1UL << EXTI_D3PMR1_MR19_Pos)
10226#define EXTI_D3PMR1_MR19 EXTI_D3PMR1_MR19_Msk
10227#define EXTI_D3PMR1_MR20_Pos (20U)
10228#define EXTI_D3PMR1_MR20_Msk (0x1UL << EXTI_D3PMR1_MR20_Pos)
10229#define EXTI_D3PMR1_MR20 EXTI_D3PMR1_MR20_Msk
10230#define EXTI_D3PMR1_MR21_Pos (21U)
10231#define EXTI_D3PMR1_MR21_Msk (0x1UL << EXTI_D3PMR1_MR21_Pos)
10232#define EXTI_D3PMR1_MR21 EXTI_D3PMR1_MR21_Msk
10233#define EXTI_D3PMR1_MR25_Pos (24U)
10234#define EXTI_D3PMR1_MR25_Msk (0x1UL << EXTI_D3PMR1_MR25_Pos)
10235#define EXTI_D3PMR1_MR25 EXTI_D3PMR1_MR25_Msk
10237/******************* Bit definition for EXTI_D3PCR1L register ****************/
10238#define EXTI_D3PCR1L_PCS0_Pos (0U)
10239#define EXTI_D3PCR1L_PCS0_Msk (0x3UL << EXTI_D3PCR1L_PCS0_Pos)
10240#define EXTI_D3PCR1L_PCS0 EXTI_D3PCR1L_PCS0_Msk
10241#define EXTI_D3PCR1L_PCS1_Pos (2U)
10242#define EXTI_D3PCR1L_PCS1_Msk (0x3UL << EXTI_D3PCR1L_PCS1_Pos)
10243#define EXTI_D3PCR1L_PCS1 EXTI_D3PCR1L_PCS1_Msk
10244#define EXTI_D3PCR1L_PCS2_Pos (4U)
10245#define EXTI_D3PCR1L_PCS2_Msk (0x3UL << EXTI_D3PCR1L_PCS2_Pos)
10246#define EXTI_D3PCR1L_PCS2 EXTI_D3PCR1L_PCS2_Msk
10247#define EXTI_D3PCR1L_PCS3_Pos (6U)
10248#define EXTI_D3PCR1L_PCS3_Msk (0x3UL << EXTI_D3PCR1L_PCS3_Pos)
10249#define EXTI_D3PCR1L_PCS3 EXTI_D3PCR1L_PCS3_Msk
10250#define EXTI_D3PCR1L_PCS4_Pos (8U)
10251#define EXTI_D3PCR1L_PCS4_Msk (0x3UL << EXTI_D3PCR1L_PCS4_Pos)
10252#define EXTI_D3PCR1L_PCS4 EXTI_D3PCR1L_PCS4_Msk
10253#define EXTI_D3PCR1L_PCS5_Pos (10U)
10254#define EXTI_D3PCR1L_PCS5_Msk (0x3UL << EXTI_D3PCR1L_PCS5_Pos)
10255#define EXTI_D3PCR1L_PCS5 EXTI_D3PCR1L_PCS5_Msk
10256#define EXTI_D3PCR1L_PCS6_Pos (12U)
10257#define EXTI_D3PCR1L_PCS6_Msk (0x3UL << EXTI_D3PCR1L_PCS6_Pos)
10258#define EXTI_D3PCR1L_PCS6 EXTI_D3PCR1L_PCS6_Msk
10259#define EXTI_D3PCR1L_PCS7_Pos (14U)
10260#define EXTI_D3PCR1L_PCS7_Msk (0x3UL << EXTI_D3PCR1L_PCS7_Pos)
10261#define EXTI_D3PCR1L_PCS7 EXTI_D3PCR1L_PCS7_Msk
10262#define EXTI_D3PCR1L_PCS8_Pos (16U)
10263#define EXTI_D3PCR1L_PCS8_Msk (0x3UL << EXTI_D3PCR1L_PCS8_Pos)
10264#define EXTI_D3PCR1L_PCS8 EXTI_D3PCR1L_PCS8_Msk
10265#define EXTI_D3PCR1L_PCS9_Pos (18U)
10266#define EXTI_D3PCR1L_PCS9_Msk (0x3UL << EXTI_D3PCR1L_PCS9_Pos)
10267#define EXTI_D3PCR1L_PCS9 EXTI_D3PCR1L_PCS9_Msk
10268#define EXTI_D3PCR1L_PCS10_Pos (20U)
10269#define EXTI_D3PCR1L_PCS10_Msk (0x3UL << EXTI_D3PCR1L_PCS10_Pos)
10270#define EXTI_D3PCR1L_PCS10 EXTI_D3PCR1L_PCS10_Msk
10271#define EXTI_D3PCR1L_PCS11_Pos (22U)
10272#define EXTI_D3PCR1L_PCS11_Msk (0x3UL << EXTI_D3PCR1L_PCS11_Pos)
10273#define EXTI_D3PCR1L_PCS11 EXTI_D3PCR1L_PCS11_Msk
10274#define EXTI_D3PCR1L_PCS12_Pos (24U)
10275#define EXTI_D3PCR1L_PCS12_Msk (0x3UL << EXTI_D3PCR1L_PCS12_Pos)
10276#define EXTI_D3PCR1L_PCS12 EXTI_D3PCR1L_PCS12_Msk
10277#define EXTI_D3PCR1L_PCS13_Pos (26U)
10278#define EXTI_D3PCR1L_PCS13_Msk (0x3UL << EXTI_D3PCR1L_PCS13_Pos)
10279#define EXTI_D3PCR1L_PCS13 EXTI_D3PCR1L_PCS13_Msk
10280#define EXTI_D3PCR1L_PCS14_Pos (28U)
10281#define EXTI_D3PCR1L_PCS14_Msk (0x3UL << EXTI_D3PCR1L_PCS14_Pos)
10282#define EXTI_D3PCR1L_PCS14 EXTI_D3PCR1L_PCS14_Msk
10283#define EXTI_D3PCR1L_PCS15_Pos (30U)
10284#define EXTI_D3PCR1L_PCS15_Msk (0x3UL << EXTI_D3PCR1L_PCS15_Pos)
10285#define EXTI_D3PCR1L_PCS15 EXTI_D3PCR1L_PCS15_Msk
10287/******************* Bit definition for EXTI_D3PCR1H register ****************/
10288#define EXTI_D3PCR1H_PCS19_Pos (6U)
10289#define EXTI_D3PCR1H_PCS19_Msk (0x3UL << EXTI_D3PCR1H_PCS19_Pos)
10290#define EXTI_D3PCR1H_PCS19 EXTI_D3PCR1H_PCS19_Msk
10291#define EXTI_D3PCR1H_PCS20_Pos (8U)
10292#define EXTI_D3PCR1H_PCS20_Msk (0x3UL << EXTI_D3PCR1H_PCS20_Pos)
10293#define EXTI_D3PCR1H_PCS20 EXTI_D3PCR1H_PCS20_Msk
10294#define EXTI_D3PCR1H_PCS21_Pos (10U)
10295#define EXTI_D3PCR1H_PCS21_Msk (0x3UL << EXTI_D3PCR1H_PCS21_Pos)
10296#define EXTI_D3PCR1H_PCS21 EXTI_D3PCR1H_PCS21_Msk
10297#define EXTI_D3PCR1H_PCS25_Pos (18U)
10298#define EXTI_D3PCR1H_PCS25_Msk (0x3UL << EXTI_D3PCR1H_PCS25_Pos)
10299#define EXTI_D3PCR1H_PCS25 EXTI_D3PCR1H_PCS25_Msk
10301/****************** Bit definition for EXTI_RTSR2 register *******************/
10302#define EXTI_RTSR2_TR_Pos (17U)
10303#define EXTI_RTSR2_TR_Msk (0x5UL << EXTI_RTSR2_TR_Pos)
10304#define EXTI_RTSR2_TR EXTI_RTSR2_TR_Msk
10305#define EXTI_RTSR2_TR49_Pos (17U)
10306#define EXTI_RTSR2_TR49_Msk (0x1UL << EXTI_RTSR2_TR49_Pos)
10307#define EXTI_RTSR2_TR49 EXTI_RTSR2_TR49_Msk
10308#define EXTI_RTSR2_TR51_Pos (19U)
10309#define EXTI_RTSR2_TR51_Msk (0x1UL << EXTI_RTSR2_TR51_Pos)
10310#define EXTI_RTSR2_TR51 EXTI_RTSR2_TR51_Msk
10312/****************** Bit definition for EXTI_FTSR2 register *******************/
10313#define EXTI_FTSR2_TR_Pos (17U)
10314#define EXTI_FTSR2_TR_Msk (0x5UL << EXTI_FTSR2_TR_Pos)
10315#define EXTI_FTSR2_TR EXTI_FTSR2_TR_Msk
10316#define EXTI_FTSR2_TR49_Pos (17U)
10317#define EXTI_FTSR2_TR49_Msk (0x1UL << EXTI_FTSR2_TR49_Pos)
10318#define EXTI_FTSR2_TR49 EXTI_FTSR2_TR49_Msk
10319#define EXTI_FTSR2_TR51_Pos (19U)
10320#define EXTI_FTSR2_TR51_Msk (0x1UL << EXTI_FTSR2_TR51_Pos)
10321#define EXTI_FTSR2_TR51 EXTI_FTSR2_TR51_Msk
10323/****************** Bit definition for EXTI_SWIER2 register ******************/
10324#define EXTI_SWIER2_SWIER49_Pos (17U)
10325#define EXTI_SWIER2_SWIER49_Msk (0x1UL << EXTI_SWIER2_SWIER49_Pos)
10326#define EXTI_SWIER2_SWIER49 EXTI_SWIER2_SWIER49_Msk
10327#define EXTI_SWIER2_SWIER51_Pos (19U)
10328#define EXTI_SWIER2_SWIER51_Msk (0x1UL << EXTI_SWIER2_SWIER51_Pos)
10329#define EXTI_SWIER2_SWIER51 EXTI_SWIER2_SWIER51_Msk
10331/****************** Bit definition for EXTI_D3PMR2 register ******************/
10332#define EXTI_D3PMR2_MR34_Pos (2U)
10333#define EXTI_D3PMR2_MR34_Msk (0x1UL << EXTI_D3PMR2_MR34_Pos)
10334#define EXTI_D3PMR2_MR34 EXTI_D3PMR2_MR34_Msk
10335#define EXTI_D3PMR2_MR35_Pos (3U)
10336#define EXTI_D3PMR2_MR35_Msk (0x1UL << EXTI_D3PMR2_MR35_Pos)
10337#define EXTI_D3PMR2_MR35 EXTI_D3PMR2_MR35_Msk
10338#define EXTI_D3PMR2_MR41_Pos (9U)
10339#define EXTI_D3PMR2_MR41_Msk (0x1UL << EXTI_D3PMR2_MR41_Pos)
10340#define EXTI_D3PMR2_MR41 EXTI_D3PMR2_MR41_Msk
10341#define EXTI_D3PMR2_MR48_Pos (16U)
10342#define EXTI_D3PMR2_MR48_Msk (0x1UL << EXTI_D3PMR2_MR48_Pos)
10343#define EXTI_D3PMR2_MR48 EXTI_D3PMR2_MR48_Msk
10344#define EXTI_D3PMR2_MR49_Pos (17U)
10345#define EXTI_D3PMR2_MR49_Msk (0x1UL << EXTI_D3PMR2_MR49_Pos)
10346#define EXTI_D3PMR2_MR49 EXTI_D3PMR2_MR49_Msk
10347#define EXTI_D3PMR2_MR50_Pos (18U)
10348#define EXTI_D3PMR2_MR50_Msk (0x1UL << EXTI_D3PMR2_MR50_Pos)
10349#define EXTI_D3PMR2_MR50 EXTI_D3PMR2_MR50_Msk
10350#define EXTI_D3PMR2_MR51_Pos (19U)
10351#define EXTI_D3PMR2_MR51_Msk (0x1UL << EXTI_D3PMR2_MR51_Pos)
10352#define EXTI_D3PMR2_MR51 EXTI_D3PMR2_MR51_Msk
10353#define EXTI_D3PMR2_MR52_Pos (20U)
10354#define EXTI_D3PMR2_MR52_Msk (0x1UL << EXTI_D3PMR2_MR52_Pos)
10355#define EXTI_D3PMR2_MR52 EXTI_D3PMR2_MR52_Msk
10356#define EXTI_D3PMR2_MR53_Pos (21U)
10357#define EXTI_D3PMR2_MR53_Msk (0x1UL << EXTI_D3PMR2_MR53_Pos)
10358#define EXTI_D3PMR2_MR53 EXTI_D3PMR2_MR53_Msk
10359/******************* Bit definition for EXTI_D3PCR2L register ****************/
10360#define EXTI_D3PCR2L_PCS34_Pos (4U)
10361#define EXTI_D3PCR2L_PCS34_Msk (0x3UL << EXTI_D3PCR2L_PCS34_Pos)
10362#define EXTI_D3PCR2L_PCS34 EXTI_D3PCR2L_PCS34_Msk
10363#define EXTI_D3PCR2L_PCS35_Pos (6U)
10364#define EXTI_D3PCR2L_PCS35_Msk (0x3UL << EXTI_D3PCR2L_PCS35_Pos)
10365#define EXTI_D3PCR2L_PCS35 EXTI_D3PCR2L_PCS35_Msk
10366#define EXTI_D3PCR2L_PCS41_Pos (18U)
10367#define EXTI_D3PCR2L_PCS41_Msk (0x3UL << EXTI_D3PCR2L_PCS41_Pos)
10368#define EXTI_D3PCR2L_PCS41 EXTI_D3PCR2L_PCS41_Msk
10371/******************* Bit definition for EXTI_D3PCR2H register ****************/
10372#define EXTI_D3PCR2H_PCS48_Pos (0U)
10373#define EXTI_D3PCR2H_PCS48_Msk (0x3UL << EXTI_D3PCR2H_PCS48_Pos)
10374#define EXTI_D3PCR2H_PCS48 EXTI_D3PCR2H_PCS48_Msk
10375#define EXTI_D3PCR2H_PCS49_Pos (2U)
10376#define EXTI_D3PCR2H_PCS49_Msk (0x3UL << EXTI_D3PCR2H_PCS49_Pos)
10377#define EXTI_D3PCR2H_PCS49 EXTI_D3PCR2H_PCS49_Msk
10378#define EXTI_D3PCR2H_PCS50_Pos (4U)
10379#define EXTI_D3PCR2H_PCS50_Msk (0x3UL << EXTI_D3PCR2H_PCS50_Pos)
10380#define EXTI_D3PCR2H_PCS50 EXTI_D3PCR2H_PCS50_Msk
10381#define EXTI_D3PCR2H_PCS51_Pos (6U)
10382#define EXTI_D3PCR2H_PCS51_Msk (0x3UL << EXTI_D3PCR2H_PCS51_Pos)
10383#define EXTI_D3PCR2H_PCS51 EXTI_D3PCR2H_PCS51_Msk
10384#define EXTI_D3PCR2H_PCS52_Pos (8U)
10385#define EXTI_D3PCR2H_PCS52_Msk (0x3UL << EXTI_D3PCR2H_PCS52_Pos)
10386#define EXTI_D3PCR2H_PCS52 EXTI_D3PCR2H_PCS52_Msk
10387#define EXTI_D3PCR2H_PCS53_Pos (10U)
10388#define EXTI_D3PCR2H_PCS53_Msk (0x3UL << EXTI_D3PCR2H_PCS53_Pos)
10389#define EXTI_D3PCR2H_PCS53 EXTI_D3PCR2H_PCS53_Msk
10390/****************** Bit definition for EXTI_RTSR3 register *******************/
10391#define EXTI_RTSR3_TR_Pos (21U)
10392#define EXTI_RTSR3_TR_Msk (0x3UL << EXTI_RTSR3_TR_Pos)
10393#define EXTI_RTSR3_TR EXTI_RTSR3_TR_Msk
10394#define EXTI_RTSR3_TR85_Pos (21U)
10395#define EXTI_RTSR3_TR85_Msk (0x1UL << EXTI_RTSR3_TR85_Pos)
10396#define EXTI_RTSR3_TR85 EXTI_RTSR3_TR85_Msk
10397#define EXTI_RTSR3_TR86_Pos (22U)
10398#define EXTI_RTSR3_TR86_Msk (0x1UL << EXTI_RTSR3_TR86_Pos)
10399#define EXTI_RTSR3_TR86 EXTI_RTSR3_TR86_Msk
10401/****************** Bit definition for EXTI_FTSR3 register *******************/
10402#define EXTI_FTSR3_TR_Pos (21U)
10403#define EXTI_FTSR3_TR_Msk (0x3UL << EXTI_FTSR3_TR_Pos)
10404#define EXTI_FTSR3_TR EXTI_FTSR3_TR_Msk
10405#define EXTI_FTSR3_TR85_Pos (21U)
10406#define EXTI_FTSR3_TR85_Msk (0x1UL << EXTI_FTSR3_TR85_Pos)
10407#define EXTI_FTSR3_TR85 EXTI_FTSR3_TR85_Msk
10408#define EXTI_FTSR3_TR86_Pos (22U)
10409#define EXTI_FTSR3_TR86_Msk (0x1UL << EXTI_FTSR3_TR86_Pos)
10410#define EXTI_FTSR3_TR86 EXTI_FTSR3_TR86_Msk
10412/****************** Bit definition for EXTI_SWIER3 register ******************/
10413#define EXTI_SWIER3_SWI_Pos (21U)
10414#define EXTI_SWIER3_SWI_Msk (0x3UL << EXTI_SWIER3_SWI_Pos)
10415#define EXTI_SWIER3_SWI EXTI_SWIER3_SWI_Msk
10416#define EXTI_SWIER3_SWIER85_Pos (21U)
10417#define EXTI_SWIER3_SWIER85_Msk (0x1UL << EXTI_SWIER3_SWIER85_Pos)
10418#define EXTI_SWIER3_SWIER85 EXTI_SWIER3_SWIER85_Msk
10419#define EXTI_SWIER3_SWIER86_Pos (22U)
10420#define EXTI_SWIER3_SWIER86_Msk (0x1UL << EXTI_SWIER3_SWIER86_Pos)
10421#define EXTI_SWIER3_SWIER86 EXTI_SWIER3_SWIER86_Msk
10423/****************** Bit definition for EXTI_D3PMR3 register ******************/
10424#define EXTI_D3PMR3_MR88_Pos (24U)
10425#define EXTI_D3PMR3_MR88_Msk (0x1UL << EXTI_D3PMR3_MR88_Pos)
10426#define EXTI_D3PMR3_MR88 EXTI_D3PMR3_MR88_Msk
10428/******************* Bit definition for EXTI_D3PCR3H register ****************/
10429#define EXTI_D3PCR3H_PCS88_Pos (16U)
10430#define EXTI_D3PCR3H_PCS88_Msk (0x3UL << EXTI_D3PCR3H_PCS88_Pos)
10431#define EXTI_D3PCR3H_PCS88 EXTI_D3PCR3H_PCS88_Msk
10433/******************* Bit definition for EXTI_IMR1 register *******************/
10434#define EXTI_IMR1_IM_Pos (0U)
10435#define EXTI_IMR1_IM_Msk (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos)
10436#define EXTI_IMR1_IM EXTI_IMR1_IM_Msk
10437#define EXTI_IMR1_IM0_Pos (0U)
10438#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos)
10439#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk
10440#define EXTI_IMR1_IM1_Pos (1U)
10441#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos)
10442#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk
10443#define EXTI_IMR1_IM2_Pos (2U)
10444#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos)
10445#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk
10446#define EXTI_IMR1_IM3_Pos (3U)
10447#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos)
10448#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk
10449#define EXTI_IMR1_IM4_Pos (4U)
10450#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos)
10451#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk
10452#define EXTI_IMR1_IM5_Pos (5U)
10453#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos)
10454#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk
10455#define EXTI_IMR1_IM6_Pos (6U)
10456#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos)
10457#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk
10458#define EXTI_IMR1_IM7_Pos (7U)
10459#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos)
10460#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk
10461#define EXTI_IMR1_IM8_Pos (8U)
10462#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos)
10463#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk
10464#define EXTI_IMR1_IM9_Pos (9U)
10465#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos)
10466#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk
10467#define EXTI_IMR1_IM10_Pos (10U)
10468#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos)
10469#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk
10470#define EXTI_IMR1_IM11_Pos (11U)
10471#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos)
10472#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk
10473#define EXTI_IMR1_IM12_Pos (12U)
10474#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos)
10475#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk
10476#define EXTI_IMR1_IM13_Pos (13U)
10477#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos)
10478#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk
10479#define EXTI_IMR1_IM14_Pos (14U)
10480#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos)
10481#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk
10482#define EXTI_IMR1_IM15_Pos (15U)
10483#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos)
10484#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk
10485#define EXTI_IMR1_IM16_Pos (16U)
10486#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos)
10487#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk
10488#define EXTI_IMR1_IM17_Pos (17U)
10489#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos)
10490#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk
10491#define EXTI_IMR1_IM18_Pos (18U)
10492#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos)
10493#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk
10494#define EXTI_IMR1_IM19_Pos (19U)
10495#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos)
10496#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk
10497#define EXTI_IMR1_IM20_Pos (20U)
10498#define EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos)
10499#define EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk
10500#define EXTI_IMR1_IM21_Pos (21U)
10501#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos)
10502#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk
10503#define EXTI_IMR1_IM22_Pos (22U)
10504#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos)
10505#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk
10506#define EXTI_IMR1_IM23_Pos (23U)
10507#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos)
10508#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk
10509#define EXTI_IMR1_IM24_Pos (24U)
10510#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos)
10511#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk
10512#define EXTI_IMR1_IM25_Pos (25U)
10513#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos)
10514#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk
10515#define EXTI_IMR1_IM26_Pos (26U)
10516#define EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos)
10517#define EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk
10518#define EXTI_IMR1_IM27_Pos (27U)
10519#define EXTI_IMR1_IM27_Msk (0x1UL << EXTI_IMR1_IM27_Pos)
10520#define EXTI_IMR1_IM27 EXTI_IMR1_IM27_Msk
10521#define EXTI_IMR1_IM28_Pos (28U)
10522#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos)
10523#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk
10524#define EXTI_IMR1_IM29_Pos (29U)
10525#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos)
10526#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk
10527#define EXTI_IMR1_IM30_Pos (30U)
10528#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos)
10529#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk
10530#define EXTI_IMR1_IM31_Pos (31U)
10531#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos)
10532#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk
10534/******************* Bit definition for EXTI_EMR1 register *******************/
10535#define EXTI_EMR1_EM_Pos (0U)
10536#define EXTI_EMR1_EM_Msk (0xFFFFFFFFUL << EXTI_EMR1_EM_Pos)
10537#define EXTI_EMR1_EM EXTI_EMR1_EM_Msk
10538#define EXTI_EMR1_EM0_Pos (0U)
10539#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos)
10540#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk
10541#define EXTI_EMR1_EM1_Pos (1U)
10542#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos)
10543#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk
10544#define EXTI_EMR1_EM2_Pos (2U)
10545#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos)
10546#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk
10547#define EXTI_EMR1_EM3_Pos (3U)
10548#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos)
10549#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk
10550#define EXTI_EMR1_EM4_Pos (4U)
10551#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos)
10552#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk
10553#define EXTI_EMR1_EM5_Pos (5U)
10554#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos)
10555#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk
10556#define EXTI_EMR1_EM6_Pos (6U)
10557#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos)
10558#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk
10559#define EXTI_EMR1_EM7_Pos (7U)
10560#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos)
10561#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk
10562#define EXTI_EMR1_EM8_Pos (8U)
10563#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos)
10564#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk
10565#define EXTI_EMR1_EM9_Pos (9U)
10566#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos)
10567#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk
10568#define EXTI_EMR1_EM10_Pos (10U)
10569#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos)
10570#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk
10571#define EXTI_EMR1_EM11_Pos (11U)
10572#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos)
10573#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk
10574#define EXTI_EMR1_EM12_Pos (12U)
10575#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos)
10576#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk
10577#define EXTI_EMR1_EM13_Pos (13U)
10578#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos)
10579#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk
10580#define EXTI_EMR1_EM14_Pos (14U)
10581#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos)
10582#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk
10583#define EXTI_EMR1_EM15_Pos (15U)
10584#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos)
10585#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk
10586#define EXTI_EMR1_EM16_Pos (16U)
10587#define EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos)
10588#define EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk
10589#define EXTI_EMR1_EM17_Pos (17U)
10590#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos)
10591#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk
10592#define EXTI_EMR1_EM18_Pos (18U)
10593#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos)
10594#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk
10595#define EXTI_EMR1_EM20_Pos (20U)
10596#define EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos)
10597#define EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk
10598#define EXTI_EMR1_EM21_Pos (21U)
10599#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos)
10600#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk
10601#define EXTI_EMR1_EM22_Pos (22U)
10602#define EXTI_EMR1_EM22_Msk (0x1UL << EXTI_EMR1_EM22_Pos)
10603#define EXTI_EMR1_EM22 EXTI_EMR1_EM22_Msk
10604#define EXTI_EMR1_EM23_Pos (23U)
10605#define EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos)
10606#define EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk
10607#define EXTI_EMR1_EM24_Pos (24U)
10608#define EXTI_EMR1_EM24_Msk (0x1UL << EXTI_EMR1_EM24_Pos)
10609#define EXTI_EMR1_EM24 EXTI_EMR1_EM24_Msk
10610#define EXTI_EMR1_EM25_Pos (25U)
10611#define EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos)
10612#define EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk
10613#define EXTI_EMR1_EM26_Pos (26U)
10614#define EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos)
10615#define EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk
10616#define EXTI_EMR1_EM27_Pos (27U)
10617#define EXTI_EMR1_EM27_Msk (0x1UL << EXTI_EMR1_EM27_Pos)
10618#define EXTI_EMR1_EM27 EXTI_EMR1_EM27_Msk
10619#define EXTI_EMR1_EM28_Pos (28U)
10620#define EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos)
10621#define EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk
10622#define EXTI_EMR1_EM29_Pos (29U)
10623#define EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos)
10624#define EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk
10625#define EXTI_EMR1_EM30_Pos (30U)
10626#define EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos)
10627#define EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk
10628#define EXTI_EMR1_EM31_Pos (31U)
10629#define EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos)
10630#define EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk
10632/******************* Bit definition for EXTI_PR1 register ********************/
10633#define EXTI_PR1_PR_Pos (0U)
10634#define EXTI_PR1_PR_Msk (0x3FFFFFUL << EXTI_PR1_PR_Pos)
10635#define EXTI_PR1_PR EXTI_PR1_PR_Msk
10636#define EXTI_PR1_PR0_Pos (0U)
10637#define EXTI_PR1_PR0_Msk (0x1UL << EXTI_PR1_PR0_Pos)
10638#define EXTI_PR1_PR0 EXTI_PR1_PR0_Msk
10639#define EXTI_PR1_PR1_Pos (1U)
10640#define EXTI_PR1_PR1_Msk (0x1UL << EXTI_PR1_PR1_Pos)
10641#define EXTI_PR1_PR1 EXTI_PR1_PR1_Msk
10642#define EXTI_PR1_PR2_Pos (2U)
10643#define EXTI_PR1_PR2_Msk (0x1UL << EXTI_PR1_PR2_Pos)
10644#define EXTI_PR1_PR2 EXTI_PR1_PR2_Msk
10645#define EXTI_PR1_PR3_Pos (3U)
10646#define EXTI_PR1_PR3_Msk (0x1UL << EXTI_PR1_PR3_Pos)
10647#define EXTI_PR1_PR3 EXTI_PR1_PR3_Msk
10648#define EXTI_PR1_PR4_Pos (4U)
10649#define EXTI_PR1_PR4_Msk (0x1UL << EXTI_PR1_PR4_Pos)
10650#define EXTI_PR1_PR4 EXTI_PR1_PR4_Msk
10651#define EXTI_PR1_PR5_Pos (5U)
10652#define EXTI_PR1_PR5_Msk (0x1UL << EXTI_PR1_PR5_Pos)
10653#define EXTI_PR1_PR5 EXTI_PR1_PR5_Msk
10654#define EXTI_PR1_PR6_Pos (6U)
10655#define EXTI_PR1_PR6_Msk (0x1UL << EXTI_PR1_PR6_Pos)
10656#define EXTI_PR1_PR6 EXTI_PR1_PR6_Msk
10657#define EXTI_PR1_PR7_Pos (7U)
10658#define EXTI_PR1_PR7_Msk (0x1UL << EXTI_PR1_PR7_Pos)
10659#define EXTI_PR1_PR7 EXTI_PR1_PR7_Msk
10660#define EXTI_PR1_PR8_Pos (8U)
10661#define EXTI_PR1_PR8_Msk (0x1UL << EXTI_PR1_PR8_Pos)
10662#define EXTI_PR1_PR8 EXTI_PR1_PR8_Msk
10663#define EXTI_PR1_PR9_Pos (9U)
10664#define EXTI_PR1_PR9_Msk (0x1UL << EXTI_PR1_PR9_Pos)
10665#define EXTI_PR1_PR9 EXTI_PR1_PR9_Msk
10666#define EXTI_PR1_PR10_Pos (10U)
10667#define EXTI_PR1_PR10_Msk (0x1UL << EXTI_PR1_PR10_Pos)
10668#define EXTI_PR1_PR10 EXTI_PR1_PR10_Msk
10669#define EXTI_PR1_PR11_Pos (11U)
10670#define EXTI_PR1_PR11_Msk (0x1UL << EXTI_PR1_PR11_Pos)
10671#define EXTI_PR1_PR11 EXTI_PR1_PR11_Msk
10672#define EXTI_PR1_PR12_Pos (12U)
10673#define EXTI_PR1_PR12_Msk (0x1UL << EXTI_PR1_PR12_Pos)
10674#define EXTI_PR1_PR12 EXTI_PR1_PR12_Msk
10675#define EXTI_PR1_PR13_Pos (13U)
10676#define EXTI_PR1_PR13_Msk (0x1UL << EXTI_PR1_PR13_Pos)
10677#define EXTI_PR1_PR13 EXTI_PR1_PR13_Msk
10678#define EXTI_PR1_PR14_Pos (14U)
10679#define EXTI_PR1_PR14_Msk (0x1UL << EXTI_PR1_PR14_Pos)
10680#define EXTI_PR1_PR14 EXTI_PR1_PR14_Msk
10681#define EXTI_PR1_PR15_Pos (15U)
10682#define EXTI_PR1_PR15_Msk (0x1UL << EXTI_PR1_PR15_Pos)
10683#define EXTI_PR1_PR15 EXTI_PR1_PR15_Msk
10684#define EXTI_PR1_PR16_Pos (16U)
10685#define EXTI_PR1_PR16_Msk (0x1UL << EXTI_PR1_PR16_Pos)
10686#define EXTI_PR1_PR16 EXTI_PR1_PR16_Msk
10687#define EXTI_PR1_PR17_Pos (17U)
10688#define EXTI_PR1_PR17_Msk (0x1UL << EXTI_PR1_PR17_Pos)
10689#define EXTI_PR1_PR17 EXTI_PR1_PR17_Msk
10690#define EXTI_PR1_PR18_Pos (18U)
10691#define EXTI_PR1_PR18_Msk (0x1UL << EXTI_PR1_PR18_Pos)
10692#define EXTI_PR1_PR18 EXTI_PR1_PR18_Msk
10693#define EXTI_PR1_PR19_Pos (19U)
10694#define EXTI_PR1_PR19_Msk (0x1UL << EXTI_PR1_PR19_Pos)
10695#define EXTI_PR1_PR19 EXTI_PR1_PR19_Msk
10696#define EXTI_PR1_PR20_Pos (20U)
10697#define EXTI_PR1_PR20_Msk (0x1UL << EXTI_PR1_PR20_Pos)
10698#define EXTI_PR1_PR20 EXTI_PR1_PR20_Msk
10699#define EXTI_PR1_PR21_Pos (21U)
10700#define EXTI_PR1_PR21_Msk (0x1UL << EXTI_PR1_PR21_Pos)
10701#define EXTI_PR1_PR21 EXTI_PR1_PR21_Msk
10703/******************* Bit definition for EXTI_IMR2 register *******************/
10704#define EXTI_IMR2_IM_Pos (0U)
10705#define EXTI_IMR2_IM_Msk (0xFFFFDFFFUL << EXTI_IMR2_IM_Pos)
10706#define EXTI_IMR2_IM EXTI_IMR2_IM_Msk
10707#define EXTI_IMR2_IM32_Pos (0U)
10708#define EXTI_IMR2_IM32_Msk (0x1UL << EXTI_IMR2_IM32_Pos)
10709#define EXTI_IMR2_IM32 EXTI_IMR2_IM32_Msk
10710#define EXTI_IMR2_IM33_Pos (1U)
10711#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos)
10712#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk
10713#define EXTI_IMR2_IM34_Pos (2U)
10714#define EXTI_IMR2_IM34_Msk (0x1UL << EXTI_IMR2_IM34_Pos)
10715#define EXTI_IMR2_IM34 EXTI_IMR2_IM34_Msk
10716#define EXTI_IMR2_IM35_Pos (3U)
10717#define EXTI_IMR2_IM35_Msk (0x1UL << EXTI_IMR2_IM35_Pos)
10718#define EXTI_IMR2_IM35 EXTI_IMR2_IM35_Msk
10719#define EXTI_IMR2_IM36_Pos (4U)
10720#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos)
10721#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk
10722#define EXTI_IMR2_IM37_Pos (5U)
10723#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos)
10724#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk
10725#define EXTI_IMR2_IM38_Pos (6U)
10726#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos)
10727#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk
10728#define EXTI_IMR2_IM39_Pos (7U)
10729#define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos)
10730#define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk
10731#define EXTI_IMR2_IM40_Pos (8U)
10732#define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos)
10733#define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk
10734#define EXTI_IMR2_IM41_Pos (9U)
10735#define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos)
10736#define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk
10737#define EXTI_IMR2_IM42_Pos (10U)
10738#define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos)
10739#define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk
10740#define EXTI_IMR2_IM43_Pos (11U)
10741#define EXTI_IMR2_IM43_Msk (0x1UL << EXTI_IMR2_IM43_Pos)
10742#define EXTI_IMR2_IM43 EXTI_IMR2_IM43_Msk
10743#define EXTI_IMR2_IM47_Pos (15U)
10744#define EXTI_IMR2_IM47_Msk (0x1UL << EXTI_IMR2_IM47_Pos)
10745#define EXTI_IMR2_IM47 EXTI_IMR2_IM47_Msk
10746#define EXTI_IMR2_IM48_Pos (16U)
10747#define EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos)
10748#define EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk
10749#define EXTI_IMR2_IM49_Pos (17U)
10750#define EXTI_IMR2_IM49_Msk (0x1UL << EXTI_IMR2_IM49_Pos)
10751#define EXTI_IMR2_IM49 EXTI_IMR2_IM49_Msk
10752#define EXTI_IMR2_IM50_Pos (18U)
10753#define EXTI_IMR2_IM50_Msk (0x1UL << EXTI_IMR2_IM50_Pos)
10754#define EXTI_IMR2_IM50 EXTI_IMR2_IM50_Msk
10755#define EXTI_IMR2_IM51_Pos (19U)
10756#define EXTI_IMR2_IM51_Msk (0x1UL << EXTI_IMR2_IM51_Pos)
10757#define EXTI_IMR2_IM51 EXTI_IMR2_IM51_Msk
10758#define EXTI_IMR2_IM52_Pos (20U)
10759#define EXTI_IMR2_IM52_Msk (0x1UL << EXTI_IMR2_IM52_Pos)
10760#define EXTI_IMR2_IM52 EXTI_IMR2_IM52_Msk
10761#define EXTI_IMR2_IM53_Pos (21U)
10762#define EXTI_IMR2_IM53_Msk (0x1UL << EXTI_IMR2_IM53_Pos)
10763#define EXTI_IMR2_IM53 EXTI_IMR2_IM53_Msk
10764#define EXTI_IMR2_IM54_Pos (22U)
10765#define EXTI_IMR2_IM54_Msk (0x1UL << EXTI_IMR2_IM54_Pos)
10766#define EXTI_IMR2_IM54 EXTI_IMR2_IM54_Msk
10767#define EXTI_IMR2_IM55_Pos (23U)
10768#define EXTI_IMR2_IM55_Msk (0x1UL << EXTI_IMR2_IM55_Pos)
10769#define EXTI_IMR2_IM55 EXTI_IMR2_IM55_Msk
10770#define EXTI_IMR2_IM56_Pos (24U)
10771#define EXTI_IMR2_IM56_Msk (0x1UL << EXTI_IMR2_IM56_Pos)
10772#define EXTI_IMR2_IM56 EXTI_IMR2_IM56_Msk
10773#define EXTI_IMR2_IM58_Pos (26U)
10774#define EXTI_IMR2_IM58_Msk (0x1UL << EXTI_IMR2_IM58_Pos)
10775#define EXTI_IMR2_IM58 EXTI_IMR2_IM58_Msk
10776#define EXTI_IMR2_IM60_Pos (28U)
10777#define EXTI_IMR2_IM60_Msk (0x1UL << EXTI_IMR2_IM60_Pos)
10778#define EXTI_IMR2_IM60 EXTI_IMR2_IM60_Msk
10779#define EXTI_IMR2_IM61_Pos (29U)
10780#define EXTI_IMR2_IM61_Msk (0x1UL << EXTI_IMR2_IM61_Pos)
10781#define EXTI_IMR2_IM61 EXTI_IMR2_IM61_Msk
10782#define EXTI_IMR2_IM62_Pos (30U)
10783#define EXTI_IMR2_IM62_Msk (0x1UL << EXTI_IMR2_IM62_Pos)
10784#define EXTI_IMR2_IM62 EXTI_IMR2_IM62_Msk
10785#define EXTI_IMR2_IM63_Pos (31U)
10786#define EXTI_IMR2_IM63_Msk (0x1UL << EXTI_IMR2_IM63_Pos)
10787#define EXTI_IMR2_IM63 EXTI_IMR2_IM63_Msk
10789/******************* Bit definition for EXTI_EMR2 register *******************/
10790#define EXTI_EMR2_EM_Pos (0U)
10791#define EXTI_EMR2_EM_Msk (0xFFFFDFFFUL << EXTI_EMR2_EM_Pos)
10792#define EXTI_EMR2_EM EXTI_EMR2_EM_Msk
10793#define EXTI_EMR2_EM32_Pos (0U)
10794#define EXTI_EMR2_EM32_Msk (0x1UL << EXTI_EMR2_EM32_Pos)
10795#define EXTI_EMR2_EM32 EXTI_EMR2_EM32_Msk
10796#define EXTI_EMR2_EM33_Pos (1U)
10797#define EXTI_EMR2_EM33_Msk (0x1UL << EXTI_EMR2_EM33_Pos)
10798#define EXTI_EMR2_EM33 EXTI_EMR2_EM33_Msk
10799#define EXTI_EMR2_EM34_Pos (2U)
10800#define EXTI_EMR2_EM34_Msk (0x1UL << EXTI_EMR2_EM34_Pos)
10801#define EXTI_EMR2_EM34 EXTI_EMR2_EM34_Msk
10802#define EXTI_EMR2_EM35_Pos (3U)
10803#define EXTI_EMR2_EM35_Msk (0x1UL << EXTI_EMR2_EM35_Pos)
10804#define EXTI_EMR2_EM35 EXTI_EMR2_EM35_Msk
10805#define EXTI_EMR2_EM36_Pos (4U)
10806#define EXTI_EMR2_EM36_Msk (0x1UL << EXTI_EMR2_EM36_Pos)
10807#define EXTI_EMR2_EM36 EXTI_EMR2_EM36_Msk
10808#define EXTI_EMR2_EM37_Pos (5U)
10809#define EXTI_EMR2_EM37_Msk (0x1UL << EXTI_EMR2_EM37_Pos)
10810#define EXTI_EMR2_EM37 EXTI_EMR2_EM37_Msk
10811#define EXTI_EMR2_EM38_Pos (6U)
10812#define EXTI_EMR2_EM38_Msk (0x1UL << EXTI_EMR2_EM38_Pos)
10813#define EXTI_EMR2_EM38 EXTI_EMR2_EM38_Msk
10814#define EXTI_EMR2_EM39_Pos (7U)
10815#define EXTI_EMR2_EM39_Msk (0x1UL << EXTI_EMR2_EM39_Pos)
10816#define EXTI_EMR2_EM39 EXTI_EMR2_EM39_Msk
10817#define EXTI_EMR2_EM40_Pos (8U)
10818#define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos)
10819#define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk
10820#define EXTI_EMR2_EM41_Pos (9U)
10821#define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos)
10822#define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk
10823#define EXTI_EMR2_EM42_Pos (10U)
10824#define EXTI_EMR2_EM42_Msk (0x1UL << EXTI_EMR2_EM42_Pos)
10825#define EXTI_EMR2_EM42 EXTI_EMR2_EM42_Msk
10826#define EXTI_EMR2_EM43_Pos (11U)
10827#define EXTI_EMR2_EM43_Msk (0x1UL << EXTI_EMR2_EM43_Pos)
10828#define EXTI_EMR2_EM43 EXTI_EMR2_EM43_Msk
10829#define EXTI_EMR2_EM47_Pos (15U)
10830#define EXTI_EMR2_EM47_Msk (0x1UL << EXTI_EMR2_EM47_Pos)
10831#define EXTI_EMR2_EM47 EXTI_EMR2_EM47_Msk
10832#define EXTI_EMR2_EM48_Pos (16U)
10833#define EXTI_EMR2_EM48_Msk (0x1UL << EXTI_EMR2_EM48_Pos)
10834#define EXTI_EMR2_EM48 EXTI_EMR2_EM48_Msk
10835#define EXTI_EMR2_EM49_Pos (17U)
10836#define EXTI_EMR2_EM49_Msk (0x1UL << EXTI_EMR2_EM49_Pos)
10837#define EXTI_EMR2_EM49 EXTI_EMR2_EM49_Msk
10838#define EXTI_EMR2_EM50_Pos (18U)
10839#define EXTI_EMR2_EM50_Msk (0x1UL << EXTI_EMR2_EM50_Pos)
10840#define EXTI_EMR2_EM50 EXTI_EMR2_EM50_Msk
10841#define EXTI_EMR2_EM51_Pos (19U)
10842#define EXTI_EMR2_EM51_Msk (0x1UL << EXTI_EMR2_EM51_Pos)
10843#define EXTI_EMR2_EM51 EXTI_EMR2_EM51_Msk
10844#define EXTI_EMR2_EM52_Pos (20U)
10845#define EXTI_EMR2_EM52_Msk (0x1UL << EXTI_EMR2_EM52_Pos)
10846#define EXTI_EMR2_EM52 EXTI_EMR2_EM52_Msk
10847#define EXTI_EMR2_EM53_Pos (21U)
10848#define EXTI_EMR2_EM53_Msk (0x1UL << EXTI_EMR2_EM53_Pos)
10849#define EXTI_EMR2_EM53 EXTI_EMR2_EM53_Msk
10850#define EXTI_EMR2_EM54_Pos (22U)
10851#define EXTI_EMR2_EM54_Msk (0x1UL << EXTI_EMR2_EM54_Pos)
10852#define EXTI_EMR2_EM54 EXTI_EMR2_EM54_Msk
10853#define EXTI_EMR2_EM55_Pos (23U)
10854#define EXTI_EMR2_EM55_Msk (0x1UL << EXTI_EMR2_EM55_Pos)
10855#define EXTI_EMR2_EM55 EXTI_EMR2_EM55_Msk
10856#define EXTI_EMR2_EM56_Pos (24U)
10857#define EXTI_EMR2_EM56_Msk (0x1UL << EXTI_EMR2_EM56_Pos)
10858#define EXTI_EMR2_EM56 EXTI_EMR2_EM56_Msk
10859#define EXTI_EMR2_EM58_Pos (26U)
10860#define EXTI_EMR2_EM58_Msk (0x1UL << EXTI_EMR2_EM58_Pos)
10861#define EXTI_EMR2_EM58 EXTI_EMR2_EM58_Msk
10862#define EXTI_EMR2_EM60_Pos (28U)
10863#define EXTI_EMR2_EM60_Msk (0x1UL << EXTI_EMR2_EM60_Pos)
10864#define EXTI_EMR2_EM60 EXTI_EMR2_EM60_Msk
10865#define EXTI_EMR2_EM61_Pos (29U)
10866#define EXTI_EMR2_EM61_Msk (0x1UL << EXTI_EMR2_EM61_Pos)
10867#define EXTI_EMR2_EM61 EXTI_EMR2_EM61_Msk
10868#define EXTI_EMR2_EM62_Pos (30U)
10869#define EXTI_EMR2_EM62_Msk (0x1UL << EXTI_EMR2_EM62_Pos)
10870#define EXTI_EMR2_EM62 EXTI_EMR2_EM62_Msk
10871#define EXTI_EMR2_EM63_Pos (31U)
10872#define EXTI_EMR2_EM63_Msk (0x1UL << EXTI_EMR2_EM63_Pos)
10873#define EXTI_EMR2_EM63 EXTI_EMR2_EM63_Msk
10875/******************* Bit definition for EXTI_PR2 register ********************/
10876#define EXTI_PR2_PR_Pos (17U)
10877#define EXTI_PR2_PR_Msk (0x5UL << EXTI_PR2_PR_Pos)
10878#define EXTI_PR2_PR EXTI_PR2_PR_Msk
10879#define EXTI_PR2_PR49_Pos (17U)
10880#define EXTI_PR2_PR49_Msk (0x1UL << EXTI_PR2_PR49_Pos)
10881#define EXTI_PR2_PR49 EXTI_PR2_PR49_Msk
10882#define EXTI_PR2_PR51_Pos (19U)
10883#define EXTI_PR2_PR51_Msk (0x1UL << EXTI_PR2_PR51_Pos)
10884#define EXTI_PR2_PR51 EXTI_PR2_PR51_Msk
10886/******************* Bit definition for EXTI_IMR3 register *******************/
10887#define EXTI_IMR3_IM_Pos (0U)
10888#define EXTI_IMR3_IM_Msk (0x0FE17FFFUL << EXTI_IMR3_IM_Pos)
10889#define EXTI_IMR3_IM EXTI_IMR3_IM_Msk
10890#define EXTI_IMR3_IM64_Pos (0U)
10891#define EXTI_IMR3_IM64_Msk (0x1UL << EXTI_IMR3_IM64_Pos)
10892#define EXTI_IMR3_IM64 EXTI_IMR3_IM64_Msk
10893#define EXTI_IMR3_IM65_Pos (1U)
10894#define EXTI_IMR3_IM65_Msk (0x1UL << EXTI_IMR3_IM65_Pos)
10895#define EXTI_IMR3_IM65 EXTI_IMR3_IM65_Msk
10896#define EXTI_IMR3_IM66_Pos (2U)
10897#define EXTI_IMR3_IM66_Msk (0x1UL << EXTI_IMR3_IM66_Pos)
10898#define EXTI_IMR3_IM66 EXTI_IMR3_IM66_Msk
10899#define EXTI_IMR3_IM67_Pos (3U)
10900#define EXTI_IMR3_IM67_Msk (0x1UL << EXTI_IMR3_IM67_Pos)
10901#define EXTI_IMR3_IM67 EXTI_IMR3_IM67_Msk
10902#define EXTI_IMR3_IM68_Pos (4U)
10903#define EXTI_IMR3_IM68_Msk (0x1UL << EXTI_IMR3_IM68_Pos)
10904#define EXTI_IMR3_IM68 EXTI_IMR3_IM68_Msk
10905#define EXTI_IMR3_IM69_Pos (5U)
10906#define EXTI_IMR3_IM69_Msk (0x1UL << EXTI_IMR3_IM69_Pos)
10907#define EXTI_IMR3_IM69 EXTI_IMR3_IM69_Msk
10908#define EXTI_IMR3_IM70_Pos (6U)
10909#define EXTI_IMR3_IM70_Msk (0x1UL << EXTI_IMR3_IM70_Pos)
10910#define EXTI_IMR3_IM70 EXTI_IMR3_IM70_Msk
10911#define EXTI_IMR3_IM71_Pos (7U)
10912#define EXTI_IMR3_IM71_Msk (0x1UL << EXTI_IMR3_IM71_Pos)
10913#define EXTI_IMR3_IM71 EXTI_IMR3_IM71_Msk
10914#define EXTI_IMR3_IM72_Pos (8U)
10915#define EXTI_IMR3_IM72_Msk (0x1UL << EXTI_IMR3_IM72_Pos)
10916#define EXTI_IMR3_IM72 EXTI_IMR3_IM72_Msk
10917#define EXTI_IMR3_IM73_Pos (9U)
10918#define EXTI_IMR3_IM73_Msk (0x1UL << EXTI_IMR3_IM73_Pos)
10919#define EXTI_IMR3_IM73 EXTI_IMR3_IM73_Msk
10920#define EXTI_IMR3_IM74_Pos (10U)
10921#define EXTI_IMR3_IM74_Msk (0x1UL << EXTI_IMR3_IM74_Pos)
10922#define EXTI_IMR3_IM74 EXTI_IMR3_IM74_Msk
10923#define EXTI_IMR3_IM75_Pos (11U)
10924#define EXTI_IMR3_IM75_Msk (0x1UL << EXTI_IMR3_IM75_Pos)
10925#define EXTI_IMR3_IM75 EXTI_IMR3_IM75_Msk
10926#define EXTI_IMR3_IM76_Pos (12U)
10927#define EXTI_IMR3_IM76_Msk (0x1UL << EXTI_IMR3_IM76_Pos)
10928#define EXTI_IMR3_IM76 EXTI_IMR3_IM76_Msk
10929#define EXTI_IMR3_IM77_Pos (13U)
10930#define EXTI_IMR3_IM77_Msk (0x1UL << EXTI_IMR3_IM77_Pos)
10931#define EXTI_IMR3_IM77 EXTI_IMR3_IM77_Msk
10932#define EXTI_IMR3_IM78_Pos (14U)
10933#define EXTI_IMR3_IM78_Msk (0x1UL << EXTI_IMR3_IM78_Pos)
10934#define EXTI_IMR3_IM78 EXTI_IMR3_IM78_Msk
10935#define EXTI_IMR3_IM80_Pos (16U)
10936#define EXTI_IMR3_IM80_Msk (0x1UL << EXTI_IMR3_IM80_Pos)
10937#define EXTI_IMR3_IM80 EXTI_IMR3_IM80_Msk
10938#define EXTI_IMR3_IM85_Pos (21U)
10939#define EXTI_IMR3_IM85_Msk (0x1UL << EXTI_IMR3_IM85_Pos)
10940#define EXTI_IMR3_IM85 EXTI_IMR3_IM85_Msk
10941#define EXTI_IMR3_IM86_Pos (22U)
10942#define EXTI_IMR3_IM86_Msk (0x1UL << EXTI_IMR3_IM86_Pos)
10943#define EXTI_IMR3_IM86 EXTI_IMR3_IM86_Msk
10944#define EXTI_IMR3_IM87_Pos (23U)
10945#define EXTI_IMR3_IM87_Msk (0x1UL << EXTI_IMR3_IM87_Pos)
10946#define EXTI_IMR3_IM87 EXTI_IMR3_IM87_Msk
10949#define EXTI_IMR3_IM88_Pos (24U)
10950#define EXTI_IMR3_IM88_Msk (0x1UL << EXTI_IMR3_IM88_Pos)
10951#define EXTI_IMR3_IM88 EXTI_IMR3_IM88_Msk
10953#define EXTI_IMR3_IM89_Pos (25U)
10954#define EXTI_IMR3_IM89_Msk (0x1UL << EXTI_IMR3_IM89_Pos)
10955#define EXTI_IMR3_IM89 EXTI_IMR3_IM89_Msk
10956#define EXTI_IMR3_IM90_Pos (26U)
10957#define EXTI_IMR3_IM90_Msk (0x1UL << EXTI_IMR3_IM90_Pos)
10958#define EXTI_IMR3_IM90 EXTI_IMR3_IM90_Msk
10959#define EXTI_IMR3_IM91_Pos (27U)
10960#define EXTI_IMR3_IM91_Msk (0x1UL << EXTI_IMR3_IM91_Pos)
10961#define EXTI_IMR3_IM91 EXTI_IMR3_IM91_Msk
10963/******************* Bit definition for EXTI_EMR3 register *******************/
10964#define EXTI_EMR3_EM_Pos (0U)
10965#define EXTI_EMR3_EM_Msk (0x0FE17FFFUL << EXTI_EMR3_EM_Pos)
10966#define EXTI_EMR3_EM EXTI_EMR3_EM_Msk
10967#define EXTI_EMR3_EM64_Pos (0U)
10968#define EXTI_EMR3_EM64_Msk (0x1UL << EXTI_EMR3_EM64_Pos)
10969#define EXTI_EMR3_EM64 EXTI_EMR3_EM64_Msk
10970#define EXTI_EMR3_EM65_Pos (1U)
10971#define EXTI_EMR3_EM65_Msk (0x1UL << EXTI_EMR3_EM65_Pos)
10972#define EXTI_EMR3_EM65 EXTI_EMR3_EM65_Msk
10973#define EXTI_EMR3_EM66_Pos (2U)
10974#define EXTI_EMR3_EM66_Msk (0x1UL << EXTI_EMR3_EM66_Pos)
10975#define EXTI_EMR3_EM66 EXTI_EMR3_EM66_Msk
10976#define EXTI_EMR3_EM67_Pos (3U)
10977#define EXTI_EMR3_EM67_Msk (0x1UL << EXTI_EMR3_EM67_Pos)
10978#define EXTI_EMR3_EM67 EXTI_EMR3_EM67_Msk
10979#define EXTI_EMR3_EM68_Pos (4U)
10980#define EXTI_EMR3_EM68_Msk (0x1UL << EXTI_EMR3_EM68_Pos)
10981#define EXTI_EMR3_EM68 EXTI_EMR3_EM68_Msk
10982#define EXTI_EMR3_EM69_Pos (5U)
10983#define EXTI_EMR3_EM69_Msk (0x1UL << EXTI_EMR3_EM69_Pos)
10984#define EXTI_EMR3_EM69 EXTI_EMR3_EM69_Msk
10985#define EXTI_EMR3_EM70_Pos (6U)
10986#define EXTI_EMR3_EM70_Msk (0x1UL << EXTI_EMR3_EM70_Pos)
10987#define EXTI_EMR3_EM70 EXTI_EMR3_EM70_Msk
10988#define EXTI_EMR3_EM71_Pos (7U)
10989#define EXTI_EMR3_EM71_Msk (0x1UL << EXTI_EMR3_EM71_Pos)
10990#define EXTI_EMR3_EM71 EXTI_EMR3_EM71_Msk
10991#define EXTI_EMR3_EM72_Pos (8U)
10992#define EXTI_EMR3_EM72_Msk (0x1UL << EXTI_EMR3_EM72_Pos)
10993#define EXTI_EMR3_EM72 EXTI_EMR3_EM72_Msk
10994#define EXTI_EMR3_EM73_Pos (9U)
10995#define EXTI_EMR3_EM73_Msk (0x1UL << EXTI_EMR3_EM73_Pos)
10996#define EXTI_EMR3_EM73 EXTI_EMR3_EM73_Msk
10997#define EXTI_EMR3_EM74_Pos (10U)
10998#define EXTI_EMR3_EM74_Msk (0x1UL << EXTI_EMR3_EM74_Pos)
10999#define EXTI_EMR3_EM74 EXTI_EMR3_EM74_Msk
11000#define EXTI_EMR3_EM75_Pos (11U)
11001#define EXTI_EMR3_EM75_Msk (0x1UL << EXTI_EMR3_EM75_Pos)
11002#define EXTI_EMR3_EM75 EXTI_EMR3_EM75_Msk
11003#define EXTI_EMR3_EM76_Pos (12U)
11004#define EXTI_EMR3_EM76_Msk (0x1UL << EXTI_EMR3_EM76_Pos)
11005#define EXTI_EMR3_EM76 EXTI_EMR3_EM76_Msk
11006#define EXTI_EMR3_EM77_Pos (13U)
11007#define EXTI_EMR3_EM77_Msk (0x1UL << EXTI_EMR3_EM77_Pos)
11008#define EXTI_EMR3_EM77 EXTI_EMR3_EM77_Msk
11009#define EXTI_EMR3_EM78_Pos (14U)
11010#define EXTI_EMR3_EM78_Msk (0x1UL << EXTI_EMR3_EM78_Pos)
11011#define EXTI_EMR3_EM78 EXTI_EMR3_EM78_Msk
11012#define EXTI_EMR3_EM80_Pos (16U)
11013#define EXTI_EMR3_EM80_Msk (0x1UL << EXTI_EMR3_EM80_Pos)
11014#define EXTI_EMR3_EM80 EXTI_EMR3_EM80_Msk
11015#define EXTI_EMR3_EM85_Pos (21U)
11016#define EXTI_EMR3_EM85_Msk (0x1UL << EXTI_EMR3_EM85_Pos)
11017#define EXTI_EMR3_EM85 EXTI_EMR3_EM85_Msk
11018#define EXTI_EMR3_EM86_Pos (22U)
11019#define EXTI_EMR3_EM86_Msk (0x1UL << EXTI_EMR3_EM86_Pos)
11020#define EXTI_EMR3_EM86 EXTI_EMR3_EM86_Msk
11021#define EXTI_EMR3_EM87_Pos (23U)
11022#define EXTI_EMR3_EM87_Msk (0x1UL << EXTI_EMR3_EM87_Pos)
11023#define EXTI_EMR3_EM87 EXTI_EMR3_EM87_Msk
11025#define EXTI_EMR3_EM88_Pos (24U)
11026#define EXTI_EMR3_EM88_Msk (0x1UL << EXTI_EMR3_EM88_Pos)
11027#define EXTI_EMR3_EM88 EXTI_EMR3_EM88_Msk
11029#define EXTI_EMR3_EM89_Pos (25U)
11030#define EXTI_EMR3_EM89_Msk (0x1UL << EXTI_EMR3_EM89_Pos)
11031#define EXTI_EMR3_EM89 EXTI_EMR3_EM89_Msk
11032#define EXTI_EMR3_EM90_Pos (26U)
11033#define EXTI_EMR3_EM90_Msk (0x1UL << EXTI_EMR3_EM90_Pos)
11034#define EXTI_EMR3_EM90 EXTI_EMR3_EM90_Msk
11035#define EXTI_EMR3_EM91_Pos (27U)
11036#define EXTI_EMR3_EM91_Msk (0x1UL << EXTI_EMR3_EM91_Pos)
11037#define EXTI_EMR3_EM91 EXTI_EMR3_EM91_Msk
11039/******************* Bit definition for EXTI_PR3 register ********************/
11040#define EXTI_PR3_PR_Pos (20U)
11041#define EXTI_PR3_PR_Msk (0x7UL << EXTI_PR3_PR_Pos)
11042#define EXTI_PR3_PR EXTI_PR3_PR_Msk
11043#define EXTI_PR3_PR84_Pos (20U)
11044#define EXTI_PR3_PR84_Msk (0x1UL << EXTI_PR3_PR84_Pos)
11045#define EXTI_PR3_PR84 EXTI_PR3_PR84_Msk
11046#define EXTI_PR3_PR85_Pos (21U)
11047#define EXTI_PR3_PR85_Msk (0x1UL << EXTI_PR3_PR85_Pos)
11048#define EXTI_PR3_PR85 EXTI_PR3_PR85_Msk
11049#define EXTI_PR3_PR86_Pos (22U)
11050#define EXTI_PR3_PR86_Msk (0x1UL << EXTI_PR3_PR86_Pos)
11051#define EXTI_PR3_PR86 EXTI_PR3_PR86_Msk
11052/******************************************************************************/
11053/* */
11054/* FLASH */
11055/* */
11056/******************************************************************************/
11057/*
11058* @brief FLASH Global Defines
11059*/
11060#define FLASH_SIZE_DATA_REGISTER 0x1FF1E880U
11061#define FLASH_SECTOR_TOTAL 8U /* 8 sectors */
11062#define FLASH_SIZE ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0xFFFFU)) ? 0x100000U : \
11063 ((((*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) == 0x0000U)) ? 0x100000U : \
11064 (((uint32_t)(*((uint16_t *)FLASH_SIZE_DATA_REGISTER)) & (0x0FFFU)) << 10U))) /* 1 MB */
11065#define FLASH_BANK_SIZE FLASH_SIZE /* 1 MB */
11066#define FLASH_SECTOR_SIZE 0x00020000UL /* 128 KB */
11067#define FLASH_LATENCY_DEFAULT FLASH_ACR_LATENCY_7WS /* FLASH Seven Latency cycles */
11068#define FLASH_NB_32BITWORD_IN_FLASHWORD 8U /* 256 bits */
11069
11070/******************* Bits definition for FLASH_ACR register **********************/
11071#define FLASH_ACR_LATENCY_Pos (0U)
11072#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)
11073#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk
11074#define FLASH_ACR_LATENCY_0WS (0x00000000UL)
11075#define FLASH_ACR_LATENCY_1WS (0x00000001UL)
11076#define FLASH_ACR_LATENCY_2WS (0x00000002UL)
11077#define FLASH_ACR_LATENCY_3WS (0x00000003UL)
11078#define FLASH_ACR_LATENCY_4WS (0x00000004UL)
11079#define FLASH_ACR_LATENCY_5WS (0x00000005UL)
11080#define FLASH_ACR_LATENCY_6WS (0x00000006UL)
11081#define FLASH_ACR_LATENCY_7WS (0x00000007UL)
11082
11083#define FLASH_ACR_WRHIGHFREQ_Pos (4U)
11084#define FLASH_ACR_WRHIGHFREQ_Msk (0x3UL << FLASH_ACR_WRHIGHFREQ_Pos)
11085#define FLASH_ACR_WRHIGHFREQ FLASH_ACR_WRHIGHFREQ_Msk
11086#define FLASH_ACR_WRHIGHFREQ_0 (0x1UL << FLASH_ACR_WRHIGHFREQ_Pos)
11087#define FLASH_ACR_WRHIGHFREQ_1 (0x2UL << FLASH_ACR_WRHIGHFREQ_Pos)
11089/* Legacy FLASH Latency defines */
11090#define FLASH_ACR_LATENCY_8WS (0x00000008UL)
11091#define FLASH_ACR_LATENCY_9WS (0x00000009UL)
11092#define FLASH_ACR_LATENCY_10WS (0x0000000AUL)
11093#define FLASH_ACR_LATENCY_11WS (0x0000000BUL)
11094#define FLASH_ACR_LATENCY_12WS (0x0000000CUL)
11095#define FLASH_ACR_LATENCY_13WS (0x0000000DUL)
11096#define FLASH_ACR_LATENCY_14WS (0x0000000EUL)
11097#define FLASH_ACR_LATENCY_15WS (0x0000000FUL)
11098/******************* Bits definition for FLASH_CR register ***********************/
11099#define FLASH_CR_LOCK_Pos (0U)
11100#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)
11101#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk
11102#define FLASH_CR_PG_Pos (1U)
11103#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)
11104#define FLASH_CR_PG FLASH_CR_PG_Msk
11105#define FLASH_CR_SER_Pos (2U)
11106#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)
11107#define FLASH_CR_SER FLASH_CR_SER_Msk
11108#define FLASH_CR_BER_Pos (3U)
11109#define FLASH_CR_BER_Msk (0x1UL << FLASH_CR_BER_Pos)
11110#define FLASH_CR_BER FLASH_CR_BER_Msk
11111#define FLASH_CR_PSIZE_Pos (4U)
11112#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)
11113#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk
11114#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)
11115#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)
11116#define FLASH_CR_FW_Pos (6U)
11117#define FLASH_CR_FW_Msk (0x1UL << FLASH_CR_FW_Pos)
11118#define FLASH_CR_FW FLASH_CR_FW_Msk
11119#define FLASH_CR_START_Pos (7U)
11120#define FLASH_CR_START_Msk (0x1UL << FLASH_CR_START_Pos)
11121#define FLASH_CR_START FLASH_CR_START_Msk
11122#define FLASH_CR_SNB_Pos (8U)
11123#define FLASH_CR_SNB_Msk (0x7UL << FLASH_CR_SNB_Pos)
11124#define FLASH_CR_SNB FLASH_CR_SNB_Msk
11125#define FLASH_CR_SNB_0 (0x1UL << FLASH_CR_SNB_Pos)
11126#define FLASH_CR_SNB_1 (0x2UL << FLASH_CR_SNB_Pos)
11127#define FLASH_CR_SNB_2 (0x4UL << FLASH_CR_SNB_Pos)
11128#define FLASH_CR_CRC_EN_Pos (15U)
11129#define FLASH_CR_CRC_EN_Msk (0x1UL << FLASH_CR_CRC_EN_Pos)
11130#define FLASH_CR_CRC_EN FLASH_CR_CRC_EN_Msk
11131#define FLASH_CR_EOPIE_Pos (16U)
11132#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)
11133#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk
11134#define FLASH_CR_WRPERRIE_Pos (17U)
11135#define FLASH_CR_WRPERRIE_Msk (0x1UL << FLASH_CR_WRPERRIE_Pos)
11136#define FLASH_CR_WRPERRIE FLASH_CR_WRPERRIE_Msk
11137#define FLASH_CR_PGSERRIE_Pos (18U)
11138#define FLASH_CR_PGSERRIE_Msk (0x1UL << FLASH_CR_PGSERRIE_Pos)
11139#define FLASH_CR_PGSERRIE FLASH_CR_PGSERRIE_Msk
11140#define FLASH_CR_STRBERRIE_Pos (19U)
11141#define FLASH_CR_STRBERRIE_Msk (0x1UL << FLASH_CR_STRBERRIE_Pos)
11142#define FLASH_CR_STRBERRIE FLASH_CR_STRBERRIE_Msk
11143#define FLASH_CR_INCERRIE_Pos (21U)
11144#define FLASH_CR_INCERRIE_Msk (0x1UL << FLASH_CR_INCERRIE_Pos)
11145#define FLASH_CR_INCERRIE FLASH_CR_INCERRIE_Msk
11146#define FLASH_CR_OPERRIE_Pos (22U)
11147#define FLASH_CR_OPERRIE_Msk (0x1UL << FLASH_CR_OPERRIE_Pos)
11148#define FLASH_CR_OPERRIE FLASH_CR_OPERRIE_Msk
11149#define FLASH_CR_RDPERRIE_Pos (23U)
11150#define FLASH_CR_RDPERRIE_Msk (0x1UL << FLASH_CR_RDPERRIE_Pos)
11151#define FLASH_CR_RDPERRIE FLASH_CR_RDPERRIE_Msk
11152#define FLASH_CR_RDSERRIE_Pos (24U)
11153#define FLASH_CR_RDSERRIE_Msk (0x1UL << FLASH_CR_RDSERRIE_Pos)
11154#define FLASH_CR_RDSERRIE FLASH_CR_RDSERRIE_Msk
11155#define FLASH_CR_SNECCERRIE_Pos (25U)
11156#define FLASH_CR_SNECCERRIE_Msk (0x1UL << FLASH_CR_SNECCERRIE_Pos)
11157#define FLASH_CR_SNECCERRIE FLASH_CR_SNECCERRIE_Msk
11158#define FLASH_CR_DBECCERRIE_Pos (26U)
11159#define FLASH_CR_DBECCERRIE_Msk (0x1UL << FLASH_CR_DBECCERRIE_Pos)
11160#define FLASH_CR_DBECCERRIE FLASH_CR_DBECCERRIE_Msk
11161#define FLASH_CR_CRCENDIE_Pos (27U)
11162#define FLASH_CR_CRCENDIE_Msk (0x1UL << FLASH_CR_CRCENDIE_Pos)
11163#define FLASH_CR_CRCENDIE FLASH_CR_CRCENDIE_Msk
11164#define FLASH_CR_CRCRDERRIE_Pos (28U)
11165#define FLASH_CR_CRCRDERRIE_Msk (0x1UL << FLASH_CR_CRCRDERRIE_Pos)
11166#define FLASH_CR_CRCRDERRIE FLASH_CR_CRCRDERRIE_Msk
11168/******************* Bits definition for FLASH_SR register ***********************/
11169#define FLASH_SR_BSY_Pos (0U)
11170#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)
11171#define FLASH_SR_BSY FLASH_SR_BSY_Msk
11172#define FLASH_SR_WBNE_Pos (1U)
11173#define FLASH_SR_WBNE_Msk (0x1UL << FLASH_SR_WBNE_Pos)
11174#define FLASH_SR_WBNE FLASH_SR_WBNE_Msk
11175#define FLASH_SR_QW_Pos (2U)
11176#define FLASH_SR_QW_Msk (0x1UL << FLASH_SR_QW_Pos)
11177#define FLASH_SR_QW FLASH_SR_QW_Msk
11178#define FLASH_SR_CRC_BUSY_Pos (3U)
11179#define FLASH_SR_CRC_BUSY_Msk (0x1UL << FLASH_SR_CRC_BUSY_Pos)
11180#define FLASH_SR_CRC_BUSY FLASH_SR_CRC_BUSY_Msk
11181#define FLASH_SR_EOP_Pos (16U)
11182#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)
11183#define FLASH_SR_EOP FLASH_SR_EOP_Msk
11184#define FLASH_SR_WRPERR_Pos (17U)
11185#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)
11186#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk
11187#define FLASH_SR_PGSERR_Pos (18U)
11188#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos)
11189#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk
11190#define FLASH_SR_STRBERR_Pos (19U)
11191#define FLASH_SR_STRBERR_Msk (0x1UL << FLASH_SR_STRBERR_Pos)
11192#define FLASH_SR_STRBERR FLASH_SR_STRBERR_Msk
11193#define FLASH_SR_INCERR_Pos (21U)
11194#define FLASH_SR_INCERR_Msk (0x1UL << FLASH_SR_INCERR_Pos)
11195#define FLASH_SR_INCERR FLASH_SR_INCERR_Msk
11196#define FLASH_SR_OPERR_Pos (22U)
11197#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)
11198#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk
11199#define FLASH_SR_RDPERR_Pos (23U)
11200#define FLASH_SR_RDPERR_Msk (0x1UL << FLASH_SR_RDPERR_Pos)
11201#define FLASH_SR_RDPERR FLASH_SR_RDPERR_Msk
11202#define FLASH_SR_RDSERR_Pos (24U)
11203#define FLASH_SR_RDSERR_Msk (0x1UL << FLASH_SR_RDSERR_Pos)
11204#define FLASH_SR_RDSERR FLASH_SR_RDSERR_Msk
11205#define FLASH_SR_SNECCERR_Pos (25U)
11206#define FLASH_SR_SNECCERR_Msk (0x1UL << FLASH_SR_SNECCERR_Pos)
11207#define FLASH_SR_SNECCERR FLASH_SR_SNECCERR_Msk
11208#define FLASH_SR_DBECCERR_Pos (26U)
11209#define FLASH_SR_DBECCERR_Msk (0x1UL << FLASH_SR_DBECCERR_Pos)
11210#define FLASH_SR_DBECCERR FLASH_SR_DBECCERR_Msk
11211#define FLASH_SR_CRCEND_Pos (27U)
11212#define FLASH_SR_CRCEND_Msk (0x1UL << FLASH_SR_CRCEND_Pos)
11213#define FLASH_SR_CRCEND FLASH_SR_CRCEND_Msk
11214#define FLASH_SR_CRCRDERR_Pos (28U)
11215#define FLASH_SR_CRCRDERR_Msk (0x1UL << FLASH_SR_CRCRDERR_Pos)
11216#define FLASH_SR_CRCRDERR FLASH_SR_CRCRDERR_Msk
11218/******************* Bits definition for FLASH_CCR register *******************/
11219#define FLASH_CCR_CLR_EOP_Pos (16U)
11220#define FLASH_CCR_CLR_EOP_Msk (0x1UL << FLASH_CCR_CLR_EOP_Pos)
11221#define FLASH_CCR_CLR_EOP FLASH_CCR_CLR_EOP_Msk
11222#define FLASH_CCR_CLR_WRPERR_Pos (17U)
11223#define FLASH_CCR_CLR_WRPERR_Msk (0x1UL << FLASH_CCR_CLR_WRPERR_Pos)
11224#define FLASH_CCR_CLR_WRPERR FLASH_CCR_CLR_WRPERR_Msk
11225#define FLASH_CCR_CLR_PGSERR_Pos (18U)
11226#define FLASH_CCR_CLR_PGSERR_Msk (0x1UL << FLASH_CCR_CLR_PGSERR_Pos)
11227#define FLASH_CCR_CLR_PGSERR FLASH_CCR_CLR_PGSERR_Msk
11228#define FLASH_CCR_CLR_STRBERR_Pos (19U)
11229#define FLASH_CCR_CLR_STRBERR_Msk (0x1UL << FLASH_CCR_CLR_STRBERR_Pos)
11230#define FLASH_CCR_CLR_STRBERR FLASH_CCR_CLR_STRBERR_Msk
11231#define FLASH_CCR_CLR_INCERR_Pos (21U)
11232#define FLASH_CCR_CLR_INCERR_Msk (0x1UL << FLASH_CCR_CLR_INCERR_Pos)
11233#define FLASH_CCR_CLR_INCERR FLASH_CCR_CLR_INCERR_Msk
11234#define FLASH_CCR_CLR_OPERR_Pos (22U)
11235#define FLASH_CCR_CLR_OPERR_Msk (0x1UL << FLASH_CCR_CLR_OPERR_Pos)
11236#define FLASH_CCR_CLR_OPERR FLASH_CCR_CLR_OPERR_Msk
11237#define FLASH_CCR_CLR_RDPERR_Pos (23U)
11238#define FLASH_CCR_CLR_RDPERR_Msk (0x1UL << FLASH_CCR_CLR_RDPERR_Pos)
11239#define FLASH_CCR_CLR_RDPERR FLASH_CCR_CLR_RDPERR_Msk
11240#define FLASH_CCR_CLR_RDSERR_Pos (24U)
11241#define FLASH_CCR_CLR_RDSERR_Msk (0x1UL << FLASH_CCR_CLR_RDSERR_Pos)
11242#define FLASH_CCR_CLR_RDSERR FLASH_CCR_CLR_RDSERR_Msk
11243#define FLASH_CCR_CLR_SNECCERR_Pos (25U)
11244#define FLASH_CCR_CLR_SNECCERR_Msk (0x1UL << FLASH_CCR_CLR_SNECCERR_Pos)
11245#define FLASH_CCR_CLR_SNECCERR FLASH_CCR_CLR_SNECCERR_Msk
11246#define FLASH_CCR_CLR_DBECCERR_Pos (26U)
11247#define FLASH_CCR_CLR_DBECCERR_Msk (0x1UL << FLASH_CCR_CLR_DBECCERR_Pos)
11248#define FLASH_CCR_CLR_DBECCERR FLASH_CCR_CLR_DBECCERR_Msk
11249#define FLASH_CCR_CLR_CRCEND_Pos (27U)
11250#define FLASH_CCR_CLR_CRCEND_Msk (0x1UL << FLASH_CCR_CLR_CRCEND_Pos)
11251#define FLASH_CCR_CLR_CRCEND FLASH_CCR_CLR_CRCEND_Msk
11252#define FLASH_CCR_CLR_CRCRDERR_Pos (28U)
11253#define FLASH_CCR_CLR_CRCRDERR_Msk (0x1UL << FLASH_CCR_CLR_CRCRDERR_Pos)
11254#define FLASH_CCR_CLR_CRCRDERR FLASH_CCR_CLR_CRCRDERR_Msk
11256/******************* Bits definition for FLASH_OPTCR register *******************/
11257#define FLASH_OPTCR_OPTLOCK_Pos (0U)
11258#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)
11259#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk
11260#define FLASH_OPTCR_OPTSTART_Pos (1U)
11261#define FLASH_OPTCR_OPTSTART_Msk (0x1UL << FLASH_OPTCR_OPTSTART_Pos)
11262#define FLASH_OPTCR_OPTSTART FLASH_OPTCR_OPTSTART_Msk
11263#define FLASH_OPTCR_OPTCHANGEERRIE_Pos (30U)
11264#define FLASH_OPTCR_OPTCHANGEERRIE_Msk (0x1UL << FLASH_OPTCR_OPTCHANGEERRIE_Pos)
11265#define FLASH_OPTCR_OPTCHANGEERRIE FLASH_OPTCR_OPTCHANGEERRIE_Msk
11267/******************* Bits definition for FLASH_OPTSR register ***************/
11268#define FLASH_OPTSR_OPT_BUSY_Pos (0U)
11269#define FLASH_OPTSR_OPT_BUSY_Msk (0x1UL << FLASH_OPTSR_OPT_BUSY_Pos)
11270#define FLASH_OPTSR_OPT_BUSY FLASH_OPTSR_OPT_BUSY_Msk
11271#define FLASH_OPTSR_BOR_LEV_Pos (2U)
11272#define FLASH_OPTSR_BOR_LEV_Msk (0x3UL << FLASH_OPTSR_BOR_LEV_Pos)
11273#define FLASH_OPTSR_BOR_LEV FLASH_OPTSR_BOR_LEV_Msk
11274#define FLASH_OPTSR_BOR_LEV_0 (0x1UL << FLASH_OPTSR_BOR_LEV_Pos)
11275#define FLASH_OPTSR_BOR_LEV_1 (0x2UL << FLASH_OPTSR_BOR_LEV_Pos)
11276#define FLASH_OPTSR_IWDG1_SW_Pos (4U)
11277#define FLASH_OPTSR_IWDG1_SW_Msk (0x1UL << FLASH_OPTSR_IWDG1_SW_Pos)
11278#define FLASH_OPTSR_IWDG1_SW FLASH_OPTSR_IWDG1_SW_Msk
11279#define FLASH_OPTSR_NRST_STOP_D1_Pos (6U)
11280#define FLASH_OPTSR_NRST_STOP_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STOP_D1_Pos)
11281#define FLASH_OPTSR_NRST_STOP_D1 FLASH_OPTSR_NRST_STOP_D1_Msk
11282#define FLASH_OPTSR_NRST_STBY_D1_Pos (7U)
11283#define FLASH_OPTSR_NRST_STBY_D1_Msk (0x1UL << FLASH_OPTSR_NRST_STBY_D1_Pos)
11284#define FLASH_OPTSR_NRST_STBY_D1 FLASH_OPTSR_NRST_STBY_D1_Msk
11285#define FLASH_OPTSR_RDP_Pos (8U)
11286#define FLASH_OPTSR_RDP_Msk (0xFFUL << FLASH_OPTSR_RDP_Pos)
11287#define FLASH_OPTSR_RDP FLASH_OPTSR_RDP_Msk
11288#define FLASH_OPTSR_FZ_IWDG_STOP_Pos (17U)
11289#define FLASH_OPTSR_FZ_IWDG_STOP_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_STOP_Pos)
11290#define FLASH_OPTSR_FZ_IWDG_STOP FLASH_OPTSR_FZ_IWDG_STOP_Msk
11291#define FLASH_OPTSR_FZ_IWDG_SDBY_Pos (18U)
11292#define FLASH_OPTSR_FZ_IWDG_SDBY_Msk (0x1UL << FLASH_OPTSR_FZ_IWDG_SDBY_Pos)
11293#define FLASH_OPTSR_FZ_IWDG_SDBY FLASH_OPTSR_FZ_IWDG_SDBY_Msk
11294#define FLASH_OPTSR_ST_RAM_SIZE_Pos (19U)
11295#define FLASH_OPTSR_ST_RAM_SIZE_Msk (0x3UL << FLASH_OPTSR_ST_RAM_SIZE_Pos)
11296#define FLASH_OPTSR_ST_RAM_SIZE FLASH_OPTSR_ST_RAM_SIZE_Msk
11297#define FLASH_OPTSR_ST_RAM_SIZE_0 (0x1UL << FLASH_OPTSR_ST_RAM_SIZE_Pos)
11298#define FLASH_OPTSR_ST_RAM_SIZE_1 (0x2UL << FLASH_OPTSR_ST_RAM_SIZE_Pos)
11299#define FLASH_OPTSR_SECURITY_Pos (21U)
11300#define FLASH_OPTSR_SECURITY_Msk (0x1UL << FLASH_OPTSR_SECURITY_Pos)
11301#define FLASH_OPTSR_SECURITY FLASH_OPTSR_SECURITY_Msk
11302#define FLASH_OPTSR_NRST_STOP_D2_Pos (24U)
11303#define FLASH_OPTSR_NRST_STOP_D2_Msk (0x1UL << FLASH_OPTSR_NRST_STOP_D2_Pos)
11304#define FLASH_OPTSR_NRST_STOP_D2 FLASH_OPTSR_NRST_STOP_D2_Msk
11305#define FLASH_OPTSR_NRST_STBY_D2_Pos (25U)
11306#define FLASH_OPTSR_NRST_STBY_D2_Msk (0x1UL << FLASH_OPTSR_NRST_STBY_D2_Pos)
11307#define FLASH_OPTSR_NRST_STBY_D2 FLASH_OPTSR_NRST_STBY_D2_Msk
11308#define FLASH_OPTSR_IO_HSLV_Pos (29U)
11309#define FLASH_OPTSR_IO_HSLV_Msk (0x1UL << FLASH_OPTSR_IO_HSLV_Pos)
11310#define FLASH_OPTSR_IO_HSLV FLASH_OPTSR_IO_HSLV_Msk
11311#define FLASH_OPTSR_OPTCHANGEERR_Pos (30U)
11312#define FLASH_OPTSR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTSR_OPTCHANGEERR_Pos)
11313#define FLASH_OPTSR_OPTCHANGEERR FLASH_OPTSR_OPTCHANGEERR_Msk
11315/******************* Bits definition for FLASH_OPTCCR register *******************/
11316#define FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos (30U)
11317#define FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk (0x1UL << FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos)
11318#define FLASH_OPTCCR_CLR_OPTCHANGEERR FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk
11320/******************* Bits definition for FLASH_PRAR register *********************/
11321#define FLASH_PRAR_PROT_AREA_START_Pos (0U)
11322#define FLASH_PRAR_PROT_AREA_START_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_START_Pos)
11323#define FLASH_PRAR_PROT_AREA_START FLASH_PRAR_PROT_AREA_START_Msk
11324#define FLASH_PRAR_PROT_AREA_END_Pos (16U)
11325#define FLASH_PRAR_PROT_AREA_END_Msk (0xFFFUL << FLASH_PRAR_PROT_AREA_END_Pos)
11326#define FLASH_PRAR_PROT_AREA_END FLASH_PRAR_PROT_AREA_END_Msk
11327#define FLASH_PRAR_DMEP_Pos (31U)
11328#define FLASH_PRAR_DMEP_Msk (0x1UL << FLASH_PRAR_DMEP_Pos)
11329#define FLASH_PRAR_DMEP FLASH_PRAR_DMEP_Msk
11331/******************* Bits definition for FLASH_SCAR register *********************/
11332#define FLASH_SCAR_SEC_AREA_START_Pos (0U)
11333#define FLASH_SCAR_SEC_AREA_START_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_START_Pos)
11334#define FLASH_SCAR_SEC_AREA_START FLASH_SCAR_SEC_AREA_START_Msk
11335#define FLASH_SCAR_SEC_AREA_END_Pos (16U)
11336#define FLASH_SCAR_SEC_AREA_END_Msk (0xFFFUL << FLASH_SCAR_SEC_AREA_END_Pos)
11337#define FLASH_SCAR_SEC_AREA_END FLASH_SCAR_SEC_AREA_END_Msk
11338#define FLASH_SCAR_DMES_Pos (31U)
11339#define FLASH_SCAR_DMES_Msk (0x1UL << FLASH_SCAR_DMES_Pos)
11340#define FLASH_SCAR_DMES FLASH_SCAR_DMES_Msk
11342/******************* Bits definition for FLASH_WPSN register *********************/
11343#define FLASH_WPSN_WRPSN_Pos (0U)
11344#define FLASH_WPSN_WRPSN_Msk (0xFFUL << FLASH_WPSN_WRPSN_Pos)
11345#define FLASH_WPSN_WRPSN FLASH_WPSN_WRPSN_Msk
11347/******************* Bits definition for FLASH_BOOT_CUR register ****************/
11348#define FLASH_BOOT_ADD0_Pos (0U)
11349#define FLASH_BOOT_ADD0_Msk (0xFFFFUL << FLASH_BOOT_ADD0_Pos)
11350#define FLASH_BOOT_ADD0 FLASH_BOOT_ADD0_Msk
11351#define FLASH_BOOT_ADD1_Pos (16U)
11352#define FLASH_BOOT_ADD1_Msk (0xFFFFUL << FLASH_BOOT_ADD1_Pos)
11353#define FLASH_BOOT_ADD1 FLASH_BOOT_ADD1_Msk
11356/******************* Bits definition for FLASH_CRCCR register ********************/
11357#define FLASH_CRCCR_CRC_SECT_Pos (0U)
11358#define FLASH_CRCCR_CRC_SECT_Msk (0x7UL << FLASH_CRCCR_CRC_SECT_Pos)
11359#define FLASH_CRCCR_CRC_SECT FLASH_CRCCR_CRC_SECT_Msk
11360#define FLASH_CRCCR_CRC_BY_SECT_Pos (8U)
11361#define FLASH_CRCCR_CRC_BY_SECT_Msk (0x1UL << FLASH_CRCCR_CRC_BY_SECT_Pos)
11362#define FLASH_CRCCR_CRC_BY_SECT FLASH_CRCCR_CRC_BY_SECT_Msk
11363#define FLASH_CRCCR_ADD_SECT_Pos (9U)
11364#define FLASH_CRCCR_ADD_SECT_Msk (0x1UL << FLASH_CRCCR_ADD_SECT_Pos)
11365#define FLASH_CRCCR_ADD_SECT FLASH_CRCCR_ADD_SECT_Msk
11366#define FLASH_CRCCR_CLEAN_SECT_Pos (10U)
11367#define FLASH_CRCCR_CLEAN_SECT_Msk (0x1UL << FLASH_CRCCR_CLEAN_SECT_Pos)
11368#define FLASH_CRCCR_CLEAN_SECT FLASH_CRCCR_CLEAN_SECT_Msk
11369#define FLASH_CRCCR_START_CRC_Pos (16U)
11370#define FLASH_CRCCR_START_CRC_Msk (0x1UL << FLASH_CRCCR_START_CRC_Pos)
11371#define FLASH_CRCCR_START_CRC FLASH_CRCCR_START_CRC_Msk
11372#define FLASH_CRCCR_CLEAN_CRC_Pos (17U)
11373#define FLASH_CRCCR_CLEAN_CRC_Msk (0x1UL << FLASH_CRCCR_CLEAN_CRC_Pos)
11374#define FLASH_CRCCR_CLEAN_CRC FLASH_CRCCR_CLEAN_CRC_Msk
11375#define FLASH_CRCCR_CRC_BURST_Pos (20U)
11376#define FLASH_CRCCR_CRC_BURST_Msk (0x3UL << FLASH_CRCCR_CRC_BURST_Pos)
11377#define FLASH_CRCCR_CRC_BURST FLASH_CRCCR_CRC_BURST_Msk
11378#define FLASH_CRCCR_CRC_BURST_0 (0x1UL << FLASH_CRCCR_CRC_BURST_Pos)
11379#define FLASH_CRCCR_CRC_BURST_1 (0x2UL << FLASH_CRCCR_CRC_BURST_Pos)
11380#define FLASH_CRCCR_ALL_BANK_Pos (22U)
11381#define FLASH_CRCCR_ALL_BANK_Msk (0x1UL << FLASH_CRCCR_ALL_BANK_Pos)
11382#define FLASH_CRCCR_ALL_BANK FLASH_CRCCR_ALL_BANK_Msk
11384/******************* Bits definition for FLASH_CRCSADD register ****************/
11385#define FLASH_CRCSADD_CRC_START_ADDR_Pos (0U)
11386#define FLASH_CRCSADD_CRC_START_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCSADD_CRC_START_ADDR_Pos)
11387#define FLASH_CRCSADD_CRC_START_ADDR FLASH_CRCSADD_CRC_START_ADDR_Msk
11389/******************* Bits definition for FLASH_CRCEADD register ****************/
11390#define FLASH_CRCEADD_CRC_END_ADDR_Pos (0U)
11391#define FLASH_CRCEADD_CRC_END_ADDR_Msk (0xFFFFFFFFUL << FLASH_CRCEADD_CRC_END_ADDR_Pos)
11392#define FLASH_CRCEADD_CRC_END_ADDR FLASH_CRCEADD_CRC_END_ADDR_Msk
11394/******************* Bits definition for FLASH_CRCDATA register ***************/
11395#define FLASH_CRCDATA_CRC_DATA_Pos (0U)
11396#define FLASH_CRCDATA_CRC_DATA_Msk (0xFFFFFFFFUL << FLASH_CRCDATA_CRC_DATA_Pos)
11397#define FLASH_CRCDATA_CRC_DATA FLASH_CRCDATA_CRC_DATA_Msk
11399/******************* Bits definition for FLASH_ECC_FA register *******************/
11400#define FLASH_ECC_FA_FAIL_ECC_ADDR_Pos (0U)
11401#define FLASH_ECC_FA_FAIL_ECC_ADDR_Msk (0x7FFFUL << FLASH_ECC_FA_FAIL_ECC_ADDR_Pos)
11402#define FLASH_ECC_FA_FAIL_ECC_ADDR FLASH_ECC_FA_FAIL_ECC_ADDR_Msk
11404/******************* Bits definition for FLASH_OPTSR2 register *******************/
11405#define FLASH_OPTSR2_TCM_AXI_SHARED_Pos (0U)
11406#define FLASH_OPTSR2_TCM_AXI_SHARED_Msk (0x3UL << FLASH_OPTSR2_TCM_AXI_SHARED_Pos)
11407#define FLASH_OPTSR2_TCM_AXI_SHARED FLASH_OPTSR2_TCM_AXI_SHARED_Msk
11408#define FLASH_OPTSR2_TCM_AXI_SHARED_0 (0x1UL << FLASH_OPTSR2_TCM_AXI_SHARED_Pos)
11409#define FLASH_OPTSR2_TCM_AXI_SHARED_1 (0x2UL << FLASH_OPTSR2_TCM_AXI_SHARED_Pos)
11410#define FLASH_OPTSR2_CPUFREQ_BOOST_Pos (2U)
11411#define FLASH_OPTSR2_CPUFREQ_BOOST_Msk (0x1UL << FLASH_OPTSR2_CPUFREQ_BOOST_Pos)
11412#define FLASH_OPTSR2_CPUFREQ_BOOST FLASH_OPTSR2_CPUFREQ_BOOST_Msk
11414/******************************************************************************/
11415/* */
11416/* Filter Mathematical ACcelerator unit (FMAC) */
11417/* */
11418/******************************************************************************/
11419/***************** Bit definition for FMAC_X1BUFCFG register ****************/
11420#define FMAC_X1BUFCFG_X1_BASE_Pos (0U)
11421#define FMAC_X1BUFCFG_X1_BASE_Msk (0xFFUL << FMAC_X1BUFCFG_X1_BASE_Pos)
11422#define FMAC_X1BUFCFG_X1_BASE FMAC_X1BUFCFG_X1_BASE_Msk
11423#define FMAC_X1BUFCFG_X1_BUF_SIZE_Pos (8U)
11424#define FMAC_X1BUFCFG_X1_BUF_SIZE_Msk (0xFFUL << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos)
11425#define FMAC_X1BUFCFG_X1_BUF_SIZE FMAC_X1BUFCFG_X1_BUF_SIZE_Msk
11426#define FMAC_X1BUFCFG_FULL_WM_Pos (24U)
11427#define FMAC_X1BUFCFG_FULL_WM_Msk (0x3UL << FMAC_X1BUFCFG_FULL_WM_Pos)
11428#define FMAC_X1BUFCFG_FULL_WM FMAC_X1BUFCFG_FULL_WM_Msk
11429/***************** Bit definition for FMAC_X2BUFCFG register ****************/
11430#define FMAC_X2BUFCFG_X2_BASE_Pos (0U)
11431#define FMAC_X2BUFCFG_X2_BASE_Msk (0xFFUL << FMAC_X2BUFCFG_X2_BASE_Pos)
11432#define FMAC_X2BUFCFG_X2_BASE FMAC_X2BUFCFG_X2_BASE_Msk
11433#define FMAC_X2BUFCFG_X2_BUF_SIZE_Pos (8U)
11434#define FMAC_X2BUFCFG_X2_BUF_SIZE_Msk (0xFFUL << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos)
11435#define FMAC_X2BUFCFG_X2_BUF_SIZE FMAC_X2BUFCFG_X2_BUF_SIZE_Msk
11436/***************** Bit definition for FMAC_YBUFCFG register *****************/
11437#define FMAC_YBUFCFG_Y_BASE_Pos (0U)
11438#define FMAC_YBUFCFG_Y_BASE_Msk (0xFFUL << FMAC_YBUFCFG_Y_BASE_Pos)
11439#define FMAC_YBUFCFG_Y_BASE FMAC_YBUFCFG_Y_BASE_Msk
11440#define FMAC_YBUFCFG_Y_BUF_SIZE_Pos (8U)
11441#define FMAC_YBUFCFG_Y_BUF_SIZE_Msk (0xFFUL << FMAC_YBUFCFG_Y_BUF_SIZE_Pos)
11442#define FMAC_YBUFCFG_Y_BUF_SIZE FMAC_YBUFCFG_Y_BUF_SIZE_Msk
11443#define FMAC_YBUFCFG_EMPTY_WM_Pos (24U)
11444#define FMAC_YBUFCFG_EMPTY_WM_Msk (0x3UL << FMAC_YBUFCFG_EMPTY_WM_Pos)
11445#define FMAC_YBUFCFG_EMPTY_WM FMAC_YBUFCFG_EMPTY_WM_Msk
11446/****************** Bit definition for FMAC_PARAM register ******************/
11447#define FMAC_PARAM_P_Pos (0U)
11448#define FMAC_PARAM_P_Msk (0xFFUL << FMAC_PARAM_P_Pos)
11449#define FMAC_PARAM_P FMAC_PARAM_P_Msk
11450#define FMAC_PARAM_Q_Pos (8U)
11451#define FMAC_PARAM_Q_Msk (0xFFUL << FMAC_PARAM_Q_Pos)
11452#define FMAC_PARAM_Q FMAC_PARAM_Q_Msk
11453#define FMAC_PARAM_R_Pos (16U)
11454#define FMAC_PARAM_R_Msk (0xFFUL << FMAC_PARAM_R_Pos)
11455#define FMAC_PARAM_R FMAC_PARAM_R_Msk
11456#define FMAC_PARAM_FUNC_Pos (24U)
11457#define FMAC_PARAM_FUNC_Msk (0x7FUL << FMAC_PARAM_FUNC_Pos)
11458#define FMAC_PARAM_FUNC FMAC_PARAM_FUNC_Msk
11459#define FMAC_PARAM_FUNC_0 (0x1UL << FMAC_PARAM_FUNC_Pos)
11460#define FMAC_PARAM_FUNC_1 (0x2UL << FMAC_PARAM_FUNC_Pos)
11461#define FMAC_PARAM_FUNC_2 (0x4UL << FMAC_PARAM_FUNC_Pos)
11462#define FMAC_PARAM_FUNC_3 (0x8UL << FMAC_PARAM_FUNC_Pos)
11463#define FMAC_PARAM_FUNC_4 (0x10UL << FMAC_PARAM_FUNC_Pos)
11464#define FMAC_PARAM_FUNC_5 (0x20UL << FMAC_PARAM_FUNC_Pos)
11465#define FMAC_PARAM_FUNC_6 (0x40UL << FMAC_PARAM_FUNC_Pos)
11466#define FMAC_PARAM_START_Pos (31U)
11467#define FMAC_PARAM_START_Msk (0x1UL << FMAC_PARAM_START_Pos)
11468#define FMAC_PARAM_START FMAC_PARAM_START_Msk
11469/******************** Bit definition for FMAC_CR register *******************/
11470#define FMAC_CR_RIEN_Pos (0U)
11471#define FMAC_CR_RIEN_Msk (0x1UL << FMAC_CR_RIEN_Pos)
11472#define FMAC_CR_RIEN FMAC_CR_RIEN_Msk
11473#define FMAC_CR_WIEN_Pos (1U)
11474#define FMAC_CR_WIEN_Msk (0x1UL << FMAC_CR_WIEN_Pos)
11475#define FMAC_CR_WIEN FMAC_CR_WIEN_Msk
11476#define FMAC_CR_OVFLIEN_Pos (2U)
11477#define FMAC_CR_OVFLIEN_Msk (0x1UL << FMAC_CR_OVFLIEN_Pos)
11478#define FMAC_CR_OVFLIEN FMAC_CR_OVFLIEN_Msk
11479#define FMAC_CR_UNFLIEN_Pos (3U)
11480#define FMAC_CR_UNFLIEN_Msk (0x1UL << FMAC_CR_UNFLIEN_Pos)
11481#define FMAC_CR_UNFLIEN FMAC_CR_UNFLIEN_Msk
11482#define FMAC_CR_SATIEN_Pos (4U)
11483#define FMAC_CR_SATIEN_Msk (0x1UL << FMAC_CR_SATIEN_Pos)
11484#define FMAC_CR_SATIEN FMAC_CR_SATIEN_Msk
11485#define FMAC_CR_DMAREN_Pos (8U)
11486#define FMAC_CR_DMAREN_Msk (0x1UL << FMAC_CR_DMAREN_Pos)
11487#define FMAC_CR_DMAREN FMAC_CR_DMAREN_Msk
11488#define FMAC_CR_DMAWEN_Pos (9U)
11489#define FMAC_CR_DMAWEN_Msk (0x1UL << FMAC_CR_DMAWEN_Pos)
11490#define FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk
11491#define FMAC_CR_CLIPEN_Pos (15U)
11492#define FMAC_CR_CLIPEN_Msk (0x1UL << FMAC_CR_CLIPEN_Pos)
11493#define FMAC_CR_CLIPEN FMAC_CR_CLIPEN_Msk
11494#define FMAC_CR_RESET_Pos (16U)
11495#define FMAC_CR_RESET_Msk (0x1UL << FMAC_CR_RESET_Pos)
11496#define FMAC_CR_RESET FMAC_CR_RESET_Msk
11497/******************* Bit definition for FMAC_SR register ********************/
11498#define FMAC_SR_YEMPTY_Pos (0U)
11499#define FMAC_SR_YEMPTY_Msk (0x1UL << FMAC_SR_YEMPTY_Pos)
11500#define FMAC_SR_YEMPTY FMAC_SR_YEMPTY_Msk
11501#define FMAC_SR_X1FULL_Pos (1U)
11502#define FMAC_SR_X1FULL_Msk (0x1UL << FMAC_SR_X1FULL_Pos)
11503#define FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk
11504#define FMAC_SR_OVFL_Pos (8U)
11505#define FMAC_SR_OVFL_Msk (0x1UL << FMAC_SR_OVFL_Pos)
11506#define FMAC_SR_OVFL FMAC_SR_OVFL_Msk
11507#define FMAC_SR_UNFL_Pos (9U)
11508#define FMAC_SR_UNFL_Msk (0x1UL << FMAC_SR_UNFL_Pos)
11509#define FMAC_SR_UNFL FMAC_SR_UNFL_Msk
11510#define FMAC_SR_SAT_Pos (10U)
11511#define FMAC_SR_SAT_Msk (0x1UL << FMAC_SR_SAT_Pos)
11512#define FMAC_SR_SAT FMAC_SR_SAT_Msk
11513/****************** Bit definition for FMAC_WDATA register ******************/
11514#define FMAC_WDATA_WDATA_Pos (0U)
11515#define FMAC_WDATA_WDATA_Msk (0xFFFFUL << FMAC_WDATA_WDATA_Pos)
11516#define FMAC_WDATA_WDATA FMAC_WDATA_WDATA_Msk
11517/****************** Bit definition for FMACX_RDATA register *****************/
11518#define FMAC_RDATA_RDATA_Pos (0U)
11519#define FMAC_RDATA_RDATA_Msk (0xFFFFUL << FMAC_RDATA_RDATA_Pos)
11520#define FMAC_RDATA_RDATA FMAC_RDATA_RDATA_Msk
11522/******************************************************************************/
11523/* */
11524/* Flexible Memory Controller */
11525/* */
11526/******************************************************************************/
11527/****************** Bit definition for FMC_BCR1 register *******************/
11528#define FMC_BCR1_CCLKEN_Pos (20U)
11529#define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)
11530#define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk
11531#define FMC_BCR1_WFDIS_Pos (21U)
11532#define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)
11533#define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk
11535#define FMC_BCR1_BMAP_Pos (24U)
11536#define FMC_BCR1_BMAP_Msk (0x3UL << FMC_BCR1_BMAP_Pos)
11537#define FMC_BCR1_BMAP FMC_BCR1_BMAP_Msk
11538#define FMC_BCR1_BMAP_0 (0x1UL << FMC_BCR1_BMAP_Pos)
11539#define FMC_BCR1_BMAP_1 (0x2UL << FMC_BCR1_BMAP_Pos)
11541#define FMC_BCR1_FMCEN_Pos (31U)
11542#define FMC_BCR1_FMCEN_Msk (0x1UL << FMC_BCR1_FMCEN_Pos)
11543#define FMC_BCR1_FMCEN FMC_BCR1_FMCEN_Msk
11544/****************** Bit definition for FMC_BCRx registers (x=1..4) *********/
11545#define FMC_BCRx_MBKEN_Pos (0U)
11546#define FMC_BCRx_MBKEN_Msk (0x1UL << FMC_BCRx_MBKEN_Pos)
11547#define FMC_BCRx_MBKEN FMC_BCRx_MBKEN_Msk
11548#define FMC_BCRx_MUXEN_Pos (1U)
11549#define FMC_BCRx_MUXEN_Msk (0x1UL << FMC_BCRx_MUXEN_Pos)
11550#define FMC_BCRx_MUXEN FMC_BCRx_MUXEN_Msk
11552#define FMC_BCRx_MTYP_Pos (2U)
11553#define FMC_BCRx_MTYP_Msk (0x3UL << FMC_BCRx_MTYP_Pos)
11554#define FMC_BCRx_MTYP FMC_BCRx_MTYP_Msk
11555#define FMC_BCRx_MTYP_0 (0x1UL << FMC_BCRx_MTYP_Pos)
11556#define FMC_BCRx_MTYP_1 (0x2UL << FMC_BCRx_MTYP_Pos)
11558#define FMC_BCRx_MWID_Pos (4U)
11559#define FMC_BCRx_MWID_Msk (0x3UL << FMC_BCRx_MWID_Pos)
11560#define FMC_BCRx_MWID FMC_BCRx_MWID_Msk
11561#define FMC_BCRx_MWID_0 (0x1UL << FMC_BCRx_MWID_Pos)
11562#define FMC_BCRx_MWID_1 (0x2UL << FMC_BCRx_MWID_Pos)
11564#define FMC_BCRx_FACCEN_Pos (6U)
11565#define FMC_BCRx_FACCEN_Msk (0x1UL << FMC_BCRx_FACCEN_Pos)
11566#define FMC_BCRx_FACCEN FMC_BCRx_FACCEN_Msk
11567#define FMC_BCRx_BURSTEN_Pos (8U)
11568#define FMC_BCRx_BURSTEN_Msk (0x1UL << FMC_BCRx_BURSTEN_Pos)
11569#define FMC_BCRx_BURSTEN FMC_BCRx_BURSTEN_Msk
11570#define FMC_BCRx_WAITPOL_Pos (9U)
11571#define FMC_BCRx_WAITPOL_Msk (0x1UL << FMC_BCRx_WAITPOL_Pos)
11572#define FMC_BCRx_WAITPOL FMC_BCRx_WAITPOL_Msk
11573#define FMC_BCRx_WAITCFG_Pos (11U)
11574#define FMC_BCRx_WAITCFG_Msk (0x1UL << FMC_BCRx_WAITCFG_Pos)
11575#define FMC_BCRx_WAITCFG FMC_BCRx_WAITCFG_Msk
11576#define FMC_BCRx_WREN_Pos (12U)
11577#define FMC_BCRx_WREN_Msk (0x1UL << FMC_BCRx_WREN_Pos)
11578#define FMC_BCRx_WREN FMC_BCRx_WREN_Msk
11579#define FMC_BCRx_WAITEN_Pos (13U)
11580#define FMC_BCRx_WAITEN_Msk (0x1UL << FMC_BCRx_WAITEN_Pos)
11581#define FMC_BCRx_WAITEN FMC_BCRx_WAITEN_Msk
11582#define FMC_BCRx_EXTMOD_Pos (14U)
11583#define FMC_BCRx_EXTMOD_Msk (0x1UL << FMC_BCRx_EXTMOD_Pos)
11584#define FMC_BCRx_EXTMOD FMC_BCRx_EXTMOD_Msk
11585#define FMC_BCRx_ASYNCWAIT_Pos (15U)
11586#define FMC_BCRx_ASYNCWAIT_Msk (0x1UL << FMC_BCRx_ASYNCWAIT_Pos)
11587#define FMC_BCRx_ASYNCWAIT FMC_BCRx_ASYNCWAIT_Msk
11589#define FMC_BCRx_CPSIZE_Pos (16U)
11590#define FMC_BCRx_CPSIZE_Msk (0x7UL << FMC_BCRx_CPSIZE_Pos)
11591#define FMC_BCRx_CPSIZE FMC_BCRx_CPSIZE_Msk
11592#define FMC_BCRx_CPSIZE_0 (0x1UL << FMC_BCRx_CPSIZE_Pos)
11593#define FMC_BCRx_CPSIZE_1 (0x2UL << FMC_BCRx_CPSIZE_Pos)
11594#define FMC_BCRx_CPSIZE_2 (0x4UL << FMC_BCRx_CPSIZE_Pos)
11596#define FMC_BCRx_CBURSTRW_Pos (19U)
11597#define FMC_BCRx_CBURSTRW_Msk (0x1UL << FMC_BCRx_CBURSTRW_Pos)
11598#define FMC_BCRx_CBURSTRW FMC_BCRx_CBURSTRW_Msk
11600/****************** Bit definition for FMC_BTRx registers (x=1..4) *********/
11601#define FMC_BTRx_ADDSET_Pos (0U)
11602#define FMC_BTRx_ADDSET_Msk (0xFUL << FMC_BTRx_ADDSET_Pos)
11603#define FMC_BTRx_ADDSET FMC_BTRx_ADDSET_Msk
11604#define FMC_BTRx_ADDSET_0 (0x1UL << FMC_BTRx_ADDSET_Pos)
11605#define FMC_BTRx_ADDSET_1 (0x2UL << FMC_BTRx_ADDSET_Pos)
11606#define FMC_BTRx_ADDSET_2 (0x4UL << FMC_BTRx_ADDSET_Pos)
11607#define FMC_BTRx_ADDSET_3 (0x8UL << FMC_BTRx_ADDSET_Pos)
11609#define FMC_BTRx_ADDHLD_Pos (4U)
11610#define FMC_BTRx_ADDHLD_Msk (0xFUL << FMC_BTRx_ADDHLD_Pos)
11611#define FMC_BTRx_ADDHLD FMC_BTRx_ADDHLD_Msk
11612#define FMC_BTRx_ADDHLD_0 (0x1UL << FMC_BTRx_ADDHLD_Pos)
11613#define FMC_BTRx_ADDHLD_1 (0x2UL << FMC_BTRx_ADDHLD_Pos)
11614#define FMC_BTRx_ADDHLD_2 (0x4UL << FMC_BTRx_ADDHLD_Pos)
11615#define FMC_BTRx_ADDHLD_3 (0x8UL << FMC_BTRx_ADDHLD_Pos)
11617#define FMC_BTRx_DATAST_Pos (8U)
11618#define FMC_BTRx_DATAST_Msk (0xFFUL << FMC_BTRx_DATAST_Pos)
11619#define FMC_BTRx_DATAST FMC_BTRx_DATAST_Msk
11620#define FMC_BTRx_DATAST_0 (0x01UL << FMC_BTRx_DATAST_Pos)
11621#define FMC_BTRx_DATAST_1 (0x02UL << FMC_BTRx_DATAST_Pos)
11622#define FMC_BTRx_DATAST_2 (0x04UL << FMC_BTRx_DATAST_Pos)
11623#define FMC_BTRx_DATAST_3 (0x08UL << FMC_BTRx_DATAST_Pos)
11624#define FMC_BTRx_DATAST_4 (0x10UL << FMC_BTRx_DATAST_Pos)
11625#define FMC_BTRx_DATAST_5 (0x20UL << FMC_BTRx_DATAST_Pos)
11626#define FMC_BTRx_DATAST_6 (0x40UL << FMC_BTRx_DATAST_Pos)
11627#define FMC_BTRx_DATAST_7 (0x80UL << FMC_BTRx_DATAST_Pos)
11629#define FMC_BTRx_BUSTURN_Pos (16U)
11630#define FMC_BTRx_BUSTURN_Msk (0xFUL << FMC_BTRx_BUSTURN_Pos)
11631#define FMC_BTRx_BUSTURN FMC_BTRx_BUSTURN_Msk
11632#define FMC_BTRx_BUSTURN_0 (0x1UL << FMC_BTRx_BUSTURN_Pos)
11633#define FMC_BTRx_BUSTURN_1 (0x2UL << FMC_BTRx_BUSTURN_Pos)
11634#define FMC_BTRx_BUSTURN_2 (0x4UL << FMC_BTRx_BUSTURN_Pos)
11635#define FMC_BTRx_BUSTURN_3 (0x8UL << FMC_BTRx_BUSTURN_Pos)
11637#define FMC_BTRx_CLKDIV_Pos (20U)
11638#define FMC_BTRx_CLKDIV_Msk (0xFUL << FMC_BTRx_CLKDIV_Pos)
11639#define FMC_BTRx_CLKDIV FMC_BTRx_CLKDIV_Msk
11640#define FMC_BTRx_CLKDIV_0 (0x1UL << FMC_BTRx_CLKDIV_Pos)
11641#define FMC_BTRx_CLKDIV_1 (0x2UL << FMC_BTRx_CLKDIV_Pos)
11642#define FMC_BTRx_CLKDIV_2 (0x4UL << FMC_BTRx_CLKDIV_Pos)
11643#define FMC_BTRx_CLKDIV_3 (0x8UL << FMC_BTRx_CLKDIV_Pos)
11645#define FMC_BTRx_DATLAT_Pos (24U)
11646#define FMC_BTRx_DATLAT_Msk (0xFUL << FMC_BTRx_DATLAT_Pos)
11647#define FMC_BTRx_DATLAT FMC_BTRx_DATLAT_Msk
11648#define FMC_BTRx_DATLAT_0 (0x1UL << FMC_BTRx_DATLAT_Pos)
11649#define FMC_BTRx_DATLAT_1 (0x2UL << FMC_BTRx_DATLAT_Pos)
11650#define FMC_BTRx_DATLAT_2 (0x4UL << FMC_BTRx_DATLAT_Pos)
11651#define FMC_BTRx_DATLAT_3 (0x8UL << FMC_BTRx_DATLAT_Pos)
11653#define FMC_BTRx_ACCMOD_Pos (28U)
11654#define FMC_BTRx_ACCMOD_Msk (0x3UL << FMC_BTRx_ACCMOD_Pos)
11655#define FMC_BTRx_ACCMOD FMC_BTRx_ACCMOD_Msk
11656#define FMC_BTRx_ACCMOD_0 (0x1UL << FMC_BTRx_ACCMOD_Pos)
11657#define FMC_BTRx_ACCMOD_1 (0x2UL << FMC_BTRx_ACCMOD_Pos)
11659/****************** Bit definition for FMC_BWTRx registers (x=1..4) *********/
11660#define FMC_BWTRx_ADDSET_Pos (0U)
11661#define FMC_BWTRx_ADDSET_Msk (0xFUL << FMC_BWTRx_ADDSET_Pos)
11662#define FMC_BWTRx_ADDSET FMC_BWTRx_ADDSET_Msk
11663#define FMC_BWTRx_ADDSET_0 (0x1UL << FMC_BWTRx_ADDSET_Pos)
11664#define FMC_BWTRx_ADDSET_1 (0x2UL << FMC_BWTRx_ADDSET_Pos)
11665#define FMC_BWTRx_ADDSET_2 (0x4UL << FMC_BWTRx_ADDSET_Pos)
11666#define FMC_BWTRx_ADDSET_3 (0x8UL << FMC_BWTRx_ADDSET_Pos)
11668#define FMC_BWTRx_ADDHLD_Pos (4U)
11669#define FMC_BWTRx_ADDHLD_Msk (0xFUL << FMC_BWTRx_ADDHLD_Pos)
11670#define FMC_BWTRx_ADDHLD FMC_BWTRx_ADDHLD_Msk
11671#define FMC_BWTRx_ADDHLD_0 (0x1UL << FMC_BWTRx_ADDHLD_Pos)
11672#define FMC_BWTRx_ADDHLD_1 (0x2UL << FMC_BWTRx_ADDHLD_Pos)
11673#define FMC_BWTRx_ADDHLD_2 (0x4UL << FMC_BWTRx_ADDHLD_Pos)
11674#define FMC_BWTRx_ADDHLD_3 (0x8UL << FMC_BWTRx_ADDHLD_Pos)
11676#define FMC_BWTRx_DATAST_Pos (8U)
11677#define FMC_BWTRx_DATAST_Msk (0xFFUL << FMC_BWTRx_DATAST_Pos)
11678#define FMC_BWTRx_DATAST FMC_BWTRx_DATAST_Msk
11679#define FMC_BWTRx_DATAST_0 (0x01UL << FMC_BWTRx_DATAST_Pos)
11680#define FMC_BWTRx_DATAST_1 (0x02UL << FMC_BWTRx_DATAST_Pos)
11681#define FMC_BWTRx_DATAST_2 (0x04UL << FMC_BWTRx_DATAST_Pos)
11682#define FMC_BWTRx_DATAST_3 (0x08UL << FMC_BWTRx_DATAST_Pos)
11683#define FMC_BWTRx_DATAST_4 (0x10UL << FMC_BWTRx_DATAST_Pos)
11684#define FMC_BWTRx_DATAST_5 (0x20UL << FMC_BWTRx_DATAST_Pos)
11685#define FMC_BWTRx_DATAST_6 (0x40UL << FMC_BWTRx_DATAST_Pos)
11686#define FMC_BWTRx_DATAST_7 (0x80UL << FMC_BWTRx_DATAST_Pos)
11688#define FMC_BWTRx_BUSTURN_Pos (16U)
11689#define FMC_BWTRx_BUSTURN_Msk (0xFUL << FMC_BWTRx_BUSTURN_Pos)
11690#define FMC_BWTRx_BUSTURN FMC_BWTRx_BUSTURN_Msk
11691#define FMC_BWTRx_BUSTURN_0 (0x1UL << FMC_BWTRx_BUSTURN_Pos)
11692#define FMC_BWTRx_BUSTURN_1 (0x2UL << FMC_BWTRx_BUSTURN_Pos)
11693#define FMC_BWTRx_BUSTURN_2 (0x4UL << FMC_BWTRx_BUSTURN_Pos)
11694#define FMC_BWTRx_BUSTURN_3 (0x8UL << FMC_BWTRx_BUSTURN_Pos)
11696#define FMC_BWTRx_ACCMOD_Pos (28U)
11697#define FMC_BWTRx_ACCMOD_Msk (0x3UL << FMC_BWTRx_ACCMOD_Pos)
11698#define FMC_BWTRx_ACCMOD FMC_BWTRx_ACCMOD_Msk
11699#define FMC_BWTRx_ACCMOD_0 (0x1UL << FMC_BWTRx_ACCMOD_Pos)
11700#define FMC_BWTRx_ACCMOD_1 (0x2UL << FMC_BWTRx_ACCMOD_Pos)
11702/****************** Bit definition for FMC_PCR register *******************/
11703#define FMC_PCR_PWAITEN_Pos (1U)
11704#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)
11705#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk
11706#define FMC_PCR_PBKEN_Pos (2U)
11707#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)
11708#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk
11710#define FMC_PCR_PWID_Pos (4U)
11711#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)
11712#define FMC_PCR_PWID FMC_PCR_PWID_Msk
11713#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)
11714#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)
11716#define FMC_PCR_ECCEN_Pos (6U)
11717#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)
11718#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk
11720#define FMC_PCR_TCLR_Pos (9U)
11721#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)
11722#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk
11723#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)
11724#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)
11725#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)
11726#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)
11728#define FMC_PCR_TAR_Pos (13U)
11729#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)
11730#define FMC_PCR_TAR FMC_PCR_TAR_Msk
11731#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)
11732#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)
11733#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)
11734#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)
11736#define FMC_PCR_ECCPS_Pos (17U)
11737#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)
11738#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk
11739#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)
11740#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)
11741#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)
11743/******************* Bit definition for FMC_SR register *******************/
11744#define FMC_SR_IRS_Pos (0U)
11745#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)
11746#define FMC_SR_IRS FMC_SR_IRS_Msk
11747#define FMC_SR_ILS_Pos (1U)
11748#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)
11749#define FMC_SR_ILS FMC_SR_ILS_Msk
11750#define FMC_SR_IFS_Pos (2U)
11751#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)
11752#define FMC_SR_IFS FMC_SR_IFS_Msk
11753#define FMC_SR_IREN_Pos (3U)
11754#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)
11755#define FMC_SR_IREN FMC_SR_IREN_Msk
11756#define FMC_SR_ILEN_Pos (4U)
11757#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)
11758#define FMC_SR_ILEN FMC_SR_ILEN_Msk
11759#define FMC_SR_IFEN_Pos (5U)
11760#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)
11761#define FMC_SR_IFEN FMC_SR_IFEN_Msk
11762#define FMC_SR_FEMPT_Pos (6U)
11763#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)
11764#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk
11766/****************** Bit definition for FMC_PMEM register ******************/
11767#define FMC_PMEM_MEMSET_Pos (0U)
11768#define FMC_PMEM_MEMSET_Msk (0xFFUL << FMC_PMEM_MEMSET_Pos)
11769#define FMC_PMEM_MEMSET FMC_PMEM_MEMSET_Msk
11770#define FMC_PMEM_MEMSET_0 (0x01UL << FMC_PMEM_MEMSET_Pos)
11771#define FMC_PMEM_MEMSET_1 (0x02UL << FMC_PMEM_MEMSET_Pos)
11772#define FMC_PMEM_MEMSET_2 (0x04UL << FMC_PMEM_MEMSET_Pos)
11773#define FMC_PMEM_MEMSET_3 (0x08UL << FMC_PMEM_MEMSET_Pos)
11774#define FMC_PMEM_MEMSET_4 (0x10UL << FMC_PMEM_MEMSET_Pos)
11775#define FMC_PMEM_MEMSET_5 (0x20UL << FMC_PMEM_MEMSET_Pos)
11776#define FMC_PMEM_MEMSET_6 (0x40UL << FMC_PMEM_MEMSET_Pos)
11777#define FMC_PMEM_MEMSET_7 (0x80UL << FMC_PMEM_MEMSET_Pos)
11779#define FMC_PMEM_MEMWAIT_Pos (8U)
11780#define FMC_PMEM_MEMWAIT_Msk (0xFFUL << FMC_PMEM_MEMWAIT_Pos)
11781#define FMC_PMEM_MEMWAIT FMC_PMEM_MEMWAIT_Msk
11782#define FMC_PMEM_MEMWAIT_0 (0x01UL << FMC_PMEM_MEMWAIT_Pos)
11783#define FMC_PMEM_MEMWAIT_1 (0x02UL << FMC_PMEM_MEMWAIT_Pos)
11784#define FMC_PMEM_MEMWAIT_2 (0x04UL << FMC_PMEM_MEMWAIT_Pos)
11785#define FMC_PMEM_MEMWAIT_3 (0x08UL << FMC_PMEM_MEMWAIT_Pos)
11786#define FMC_PMEM_MEMWAIT_4 (0x10UL << FMC_PMEM_MEMWAIT_Pos)
11787#define FMC_PMEM_MEMWAIT_5 (0x20UL << FMC_PMEM_MEMWAIT_Pos)
11788#define FMC_PMEM_MEMWAIT_6 (0x40UL << FMC_PMEM_MEMWAIT_Pos)
11789#define FMC_PMEM_MEMWAIT_7 (0x80UL << FMC_PMEM_MEMWAIT_Pos)
11791#define FMC_PMEM_MEMHOLD_Pos (16U)
11792#define FMC_PMEM_MEMHOLD_Msk (0xFFUL << FMC_PMEM_MEMHOLD_Pos)
11793#define FMC_PMEM_MEMHOLD FMC_PMEM_MEMHOLD_Msk
11794#define FMC_PMEM_MEMHOLD_0 (0x01UL << FMC_PMEM_MEMHOLD_Pos)
11795#define FMC_PMEM_MEMHOLD_1 (0x02UL << FMC_PMEM_MEMHOLD_Pos)
11796#define FMC_PMEM_MEMHOLD_2 (0x04UL << FMC_PMEM_MEMHOLD_Pos)
11797#define FMC_PMEM_MEMHOLD_3 (0x08UL << FMC_PMEM_MEMHOLD_Pos)
11798#define FMC_PMEM_MEMHOLD_4 (0x10UL << FMC_PMEM_MEMHOLD_Pos)
11799#define FMC_PMEM_MEMHOLD_5 (0x20UL << FMC_PMEM_MEMHOLD_Pos)
11800#define FMC_PMEM_MEMHOLD_6 (0x40UL << FMC_PMEM_MEMHOLD_Pos)
11801#define FMC_PMEM_MEMHOLD_7 (0x80UL << FMC_PMEM_MEMHOLD_Pos)
11803#define FMC_PMEM_MEMHIZ_Pos (24U)
11804#define FMC_PMEM_MEMHIZ_Msk (0xFFUL << FMC_PMEM_MEMHIZ_Pos)
11805#define FMC_PMEM_MEMHIZ FMC_PMEM_MEMHIZ_Msk
11806#define FMC_PMEM_MEMHIZ_0 (0x01UL << FMC_PMEM_MEMHIZ_Pos)
11807#define FMC_PMEM_MEMHIZ_1 (0x02UL << FMC_PMEM_MEMHIZ_Pos)
11808#define FMC_PMEM_MEMHIZ_2 (0x04UL << FMC_PMEM_MEMHIZ_Pos)
11809#define FMC_PMEM_MEMHIZ_3 (0x08UL << FMC_PMEM_MEMHIZ_Pos)
11810#define FMC_PMEM_MEMHIZ_4 (0x10UL << FMC_PMEM_MEMHIZ_Pos)
11811#define FMC_PMEM_MEMHIZ_5 (0x20UL << FMC_PMEM_MEMHIZ_Pos)
11812#define FMC_PMEM_MEMHIZ_6 (0x40UL << FMC_PMEM_MEMHIZ_Pos)
11813#define FMC_PMEM_MEMHIZ_7 (0x80UL << FMC_PMEM_MEMHIZ_Pos)
11815/****************** Bit definition for FMC_PATT register ******************/
11816#define FMC_PATT_ATTSET_Pos (0U)
11817#define FMC_PATT_ATTSET_Msk (0xFFUL << FMC_PATT_ATTSET_Pos)
11818#define FMC_PATT_ATTSET FMC_PATT_ATTSET_Msk
11819#define FMC_PATT_ATTSET_0 (0x01UL << FMC_PATT_ATTSET_Pos)
11820#define FMC_PATT_ATTSET_1 (0x02UL << FMC_PATT_ATTSET_Pos)
11821#define FMC_PATT_ATTSET_2 (0x04UL << FMC_PATT_ATTSET_Pos)
11822#define FMC_PATT_ATTSET_3 (0x08UL << FMC_PATT_ATTSET_Pos)
11823#define FMC_PATT_ATTSET_4 (0x10UL << FMC_PATT_ATTSET_Pos)
11824#define FMC_PATT_ATTSET_5 (0x20UL << FMC_PATT_ATTSET_Pos)
11825#define FMC_PATT_ATTSET_6 (0x40UL << FMC_PATT_ATTSET_Pos)
11826#define FMC_PATT_ATTSET_7 (0x80UL << FMC_PATT_ATTSET_Pos)
11828#define FMC_PATT_ATTWAIT_Pos (8U)
11829#define FMC_PATT_ATTWAIT_Msk (0xFFUL << FMC_PATT_ATTWAIT_Pos)
11830#define FMC_PATT_ATTWAIT FMC_PATT_ATTWAIT_Msk
11831#define FMC_PATT_ATTWAIT_0 (0x01UL << FMC_PATT_ATTWAIT_Pos)
11832#define FMC_PATT_ATTWAIT_1 (0x02UL << FMC_PATT_ATTWAIT_Pos)
11833#define FMC_PATT_ATTWAIT_2 (0x04UL << FMC_PATT_ATTWAIT_Pos)
11834#define FMC_PATT_ATTWAIT_3 (0x08UL << FMC_PATT_ATTWAIT_Pos)
11835#define FMC_PATT_ATTWAIT_4 (0x10UL << FMC_PATT_ATTWAIT_Pos)
11836#define FMC_PATT_ATTWAIT_5 (0x20UL << FMC_PATT_ATTWAIT_Pos)
11837#define FMC_PATT_ATTWAIT_6 (0x40UL << FMC_PATT_ATTWAIT_Pos)
11838#define FMC_PATT_ATTWAIT_7 (0x80UL << FMC_PATT_ATTWAIT_Pos)
11840#define FMC_PATT_ATTHOLD_Pos (16U)
11841#define FMC_PATT_ATTHOLD_Msk (0xFFUL << FMC_PATT_ATTHOLD_Pos)
11842#define FMC_PATT_ATTHOLD FMC_PATT_ATTHOLD_Msk
11843#define FMC_PATT_ATTHOLD_0 (0x01UL << FMC_PATT_ATTHOLD_Pos)
11844#define FMC_PATT_ATTHOLD_1 (0x02UL << FMC_PATT_ATTHOLD_Pos)
11845#define FMC_PATT_ATTHOLD_2 (0x04UL << FMC_PATT_ATTHOLD_Pos)
11846#define FMC_PATT_ATTHOLD_3 (0x08UL << FMC_PATT_ATTHOLD_Pos)
11847#define FMC_PATT_ATTHOLD_4 (0x10UL << FMC_PATT_ATTHOLD_Pos)
11848#define FMC_PATT_ATTHOLD_5 (0x20UL << FMC_PATT_ATTHOLD_Pos)
11849#define FMC_PATT_ATTHOLD_6 (0x40UL << FMC_PATT_ATTHOLD_Pos)
11850#define FMC_PATT_ATTHOLD_7 (0x80UL << FMC_PATT_ATTHOLD_Pos)
11852#define FMC_PATT_ATTHIZ_Pos (24U)
11853#define FMC_PATT_ATTHIZ_Msk (0xFFUL << FMC_PATT_ATTHIZ_Pos)
11854#define FMC_PATT_ATTHIZ FMC_PATT_ATTHIZ_Msk
11855#define FMC_PATT_ATTHIZ_0 (0x01UL << FMC_PATT_ATTHIZ_Pos)
11856#define FMC_PATT_ATTHIZ_1 (0x02UL << FMC_PATT_ATTHIZ_Pos)
11857#define FMC_PATT_ATTHIZ_2 (0x04UL << FMC_PATT_ATTHIZ_Pos)
11858#define FMC_PATT_ATTHIZ_3 (0x08UL << FMC_PATT_ATTHIZ_Pos)
11859#define FMC_PATT_ATTHIZ_4 (0x10UL << FMC_PATT_ATTHIZ_Pos)
11860#define FMC_PATT_ATTHIZ_5 (0x20UL << FMC_PATT_ATTHIZ_Pos)
11861#define FMC_PATT_ATTHIZ_6 (0x40UL << FMC_PATT_ATTHIZ_Pos)
11862#define FMC_PATT_ATTHIZ_7 (0x80UL << FMC_PATT_ATTHIZ_Pos)
11864/****************** Bit definition for FMC_ECCR3 register ******************/
11865#define FMC_ECCR3_ECC3_Pos (0U)
11866#define FMC_ECCR3_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR3_ECC3_Pos)
11867#define FMC_ECCR3_ECC3 FMC_ECCR3_ECC3_Msk
11869/****************** Bit definition for FMC_SDCRx registers (x=1..4) *********/
11870#define FMC_SDCRx_NC_Pos (0U)
11871#define FMC_SDCRx_NC_Msk (0x3UL << FMC_SDCRx_NC_Pos)
11872#define FMC_SDCRx_NC FMC_SDCRx_NC_Msk
11873#define FMC_SDCRx_NC_0 (0x1UL << FMC_SDCRx_NC_Pos)
11874#define FMC_SDCRx_NC_1 (0x2UL << FMC_SDCRx_NC_Pos)
11876#define FMC_SDCRx_NR_Pos (2U)
11877#define FMC_SDCRx_NR_Msk (0x3UL << FMC_SDCRx_NR_Pos)
11878#define FMC_SDCRx_NR FMC_SDCRx_NR_Msk
11879#define FMC_SDCRx_NR_0 (0x1UL << FMC_SDCRx_NR_Pos)
11880#define FMC_SDCRx_NR_1 (0x2UL << FMC_SDCRx_NR_Pos)
11882#define FMC_SDCRx_MWID_Pos (4U)
11883#define FMC_SDCRx_MWID_Msk (0x3UL << FMC_SDCRx_MWID_Pos)
11884#define FMC_SDCRx_MWID FMC_SDCRx_MWID_Msk
11885#define FMC_SDCRx_MWID_0 (0x1UL << FMC_SDCRx_MWID_Pos)
11886#define FMC_SDCRx_MWID_1 (0x2UL << FMC_SDCRx_MWID_Pos)
11888#define FMC_SDCRx_NB_Pos (6U)
11889#define FMC_SDCRx_NB_Msk (0x1UL << FMC_SDCRx_NB_Pos)
11890#define FMC_SDCRx_NB FMC_SDCRx_NB_Msk
11892#define FMC_SDCRx_CAS_Pos (7U)
11893#define FMC_SDCRx_CAS_Msk (0x3UL << FMC_SDCRx_CAS_Pos)
11894#define FMC_SDCRx_CAS FMC_SDCRx_CAS_Msk
11895#define FMC_SDCRx_CAS_0 (0x1UL << FMC_SDCRx_CAS_Pos)
11896#define FMC_SDCRx_CAS_1 (0x2UL << FMC_SDCRx_CAS_Pos)
11898#define FMC_SDCRx_WP_Pos (9U)
11899#define FMC_SDCRx_WP_Msk (0x1UL << FMC_SDCRx_WP_Pos)
11900#define FMC_SDCRx_WP FMC_SDCRx_WP_Msk
11902#define FMC_SDCRx_SDCLK_Pos (10U)
11903#define FMC_SDCRx_SDCLK_Msk (0x3UL << FMC_SDCRx_SDCLK_Pos)
11904#define FMC_SDCRx_SDCLK FMC_SDCRx_SDCLK_Msk
11905#define FMC_SDCRx_SDCLK_0 (0x1UL << FMC_SDCRx_SDCLK_Pos)
11906#define FMC_SDCRx_SDCLK_1 (0x2UL << FMC_SDCRx_SDCLK_Pos)
11908#define FMC_SDCRx_RBURST_Pos (12U)
11909#define FMC_SDCRx_RBURST_Msk (0x1UL << FMC_SDCRx_RBURST_Pos)
11910#define FMC_SDCRx_RBURST FMC_SDCRx_RBURST_Msk
11912#define FMC_SDCRx_RPIPE_Pos (13U)
11913#define FMC_SDCRx_RPIPE_Msk (0x3UL << FMC_SDCRx_RPIPE_Pos)
11914#define FMC_SDCRx_RPIPE FMC_SDCRx_RPIPE_Msk
11915#define FMC_SDCRx_RPIPE_0 (0x1UL << FMC_SDCRx_RPIPE_Pos)
11916#define FMC_SDCRx_RPIPE_1 (0x2UL << FMC_SDCRx_RPIPE_Pos)
11918/****************** Bit definition for FMC_SDTRx(1,2) register ******************/
11919#define FMC_SDTRx_TMRD_Pos (0U)
11920#define FMC_SDTRx_TMRD_Msk (0xFUL << FMC_SDTRx_TMRD_Pos)
11921#define FMC_SDTRx_TMRD FMC_SDTRx_TMRD_Msk
11922#define FMC_SDTRx_TMRD_0 (0x1UL << FMC_SDTRx_TMRD_Pos)
11923#define FMC_SDTRx_TMRD_1 (0x2UL << FMC_SDTRx_TMRD_Pos)
11924#define FMC_SDTRx_TMRD_2 (0x4UL << FMC_SDTRx_TMRD_Pos)
11925#define FMC_SDTRx_TMRD_3 (0x8UL << FMC_SDTRx_TMRD_Pos)
11927#define FMC_SDTRx_TXSR_Pos (4U)
11928#define FMC_SDTRx_TXSR_Msk (0xFUL << FMC_SDTRx_TXSR_Pos)
11929#define FMC_SDTRx_TXSR FMC_SDTRx_TXSR_Msk
11930#define FMC_SDTRx_TXSR_0 (0x1UL << FMC_SDTRx_TXSR_Pos)
11931#define FMC_SDTRx_TXSR_1 (0x2UL << FMC_SDTRx_TXSR_Pos)
11932#define FMC_SDTRx_TXSR_2 (0x4UL << FMC_SDTRx_TXSR_Pos)
11933#define FMC_SDTRx_TXSR_3 (0x8UL << FMC_SDTRx_TXSR_Pos)
11935#define FMC_SDTRx_TRAS_Pos (8U)
11936#define FMC_SDTRx_TRAS_Msk (0xFUL << FMC_SDTRx_TRAS_Pos)
11937#define FMC_SDTRx_TRAS FMC_SDTRx_TRAS_Msk
11938#define FMC_SDTRx_TRAS_0 (0x1UL << FMC_SDTRx_TRAS_Pos)
11939#define FMC_SDTRx_TRAS_1 (0x2UL << FMC_SDTRx_TRAS_Pos)
11940#define FMC_SDTRx_TRAS_2 (0x4UL << FMC_SDTRx_TRAS_Pos)
11941#define FMC_SDTRx_TRAS_3 (0x8UL << FMC_SDTRx_TRAS_Pos)
11943#define FMC_SDTRx_TRC_Pos (12U)
11944#define FMC_SDTRx_TRC_Msk (0xFUL << FMC_SDTRx_TRC_Pos)
11945#define FMC_SDTRx_TRC FMC_SDTRx_TRC_Msk
11946#define FMC_SDTRx_TRC_0 (0x1UL << FMC_SDTRx_TRC_Pos)
11947#define FMC_SDTRx_TRC_1 (0x2UL << FMC_SDTRx_TRC_Pos)
11948#define FMC_SDTRx_TRC_2 (0x4UL << FMC_SDTRx_TRC_Pos)
11950#define FMC_SDTRx_TWR_Pos (16U)
11951#define FMC_SDTRx_TWR_Msk (0xFUL << FMC_SDTRx_TWR_Pos)
11952#define FMC_SDTRx_TWR FMC_SDTRx_TWR_Msk
11953#define FMC_SDTRx_TWR_0 (0x1UL << FMC_SDTRx_TWR_Pos)
11954#define FMC_SDTRx_TWR_1 (0x2UL << FMC_SDTRx_TWR_Pos)
11955#define FMC_SDTRx_TWR_2 (0x4UL << FMC_SDTRx_TWR_Pos)
11957#define FMC_SDTRx_TRP_Pos (20U)
11958#define FMC_SDTRx_TRP_Msk (0xFUL << FMC_SDTRx_TRP_Pos)
11959#define FMC_SDTRx_TRP FMC_SDTRx_TRP_Msk
11960#define FMC_SDTRx_TRP_0 (0x1UL << FMC_SDTRx_TRP_Pos)
11961#define FMC_SDTRx_TRP_1 (0x2UL << FMC_SDTRx_TRP_Pos)
11962#define FMC_SDTRx_TRP_2 (0x4UL << FMC_SDTRx_TRP_Pos)
11964#define FMC_SDTRx_TRCD_Pos (24U)
11965#define FMC_SDTRx_TRCD_Msk (0xFUL << FMC_SDTRx_TRCD_Pos)
11966#define FMC_SDTRx_TRCD FMC_SDTRx_TRCD_Msk
11967#define FMC_SDTRx_TRCD_0 (0x1UL << FMC_SDTRx_TRCD_Pos)
11968#define FMC_SDTRx_TRCD_1 (0x2UL << FMC_SDTRx_TRCD_Pos)
11969#define FMC_SDTRx_TRCD_2 (0x4UL << FMC_SDTRx_TRCD_Pos)
11971/****************** Bit definition for FMC_SDCMR register ******************/
11972#define FMC_SDCMR_MODE_Pos (0U)
11973#define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos)
11974#define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk
11975#define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos)
11976#define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos)
11977#define FMC_SDCMR_MODE_2 (0x3UL << FMC_SDCMR_MODE_Pos)
11979#define FMC_SDCMR_CTB2_Pos (3U)
11980#define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos)
11981#define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk
11983#define FMC_SDCMR_CTB1_Pos (4U)
11984#define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos)
11985#define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk
11987#define FMC_SDCMR_NRFS_Pos (5U)
11988#define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos)
11989#define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk
11990#define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos)
11991#define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos)
11992#define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos)
11993#define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos)
11995#define FMC_SDCMR_MRD_Pos (9U)
11996#define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos)
11997#define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk
11999/****************** Bit definition for FMC_SDRTR register ******************/
12000#define FMC_SDRTR_CRE_Pos (0U)
12001#define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos)
12002#define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk
12004#define FMC_SDRTR_COUNT_Pos (1U)
12005#define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos)
12006#define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk
12008#define FMC_SDRTR_REIE_Pos (14U)
12009#define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos)
12010#define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk
12012/****************** Bit definition for FMC_SDSR register ******************/
12013#define FMC_SDSR_RE_Pos (0U)
12014#define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos)
12015#define FMC_SDSR_RE FMC_SDSR_RE_Msk
12017#define FMC_SDSR_MODES1_Pos (1U)
12018#define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos)
12019#define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk
12020#define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos)
12021#define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos)
12023#define FMC_SDSR_MODES2_Pos (3U)
12024#define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos)
12025#define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk
12026#define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos)
12027#define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos)
12029/******************************************************************************/
12030/* */
12031/* General Purpose I/O */
12032/* */
12033/******************************************************************************/
12034/****************** Bits definition for GPIO_MODER register *****************/
12035#define GPIO_MODER_MODE0_Pos (0U)
12036#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos)
12037#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk
12038#define GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos)
12039#define GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos)
12041#define GPIO_MODER_MODE1_Pos (2U)
12042#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos)
12043#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk
12044#define GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos)
12045#define GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos)
12047#define GPIO_MODER_MODE2_Pos (4U)
12048#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos)
12049#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk
12050#define GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos)
12051#define GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos)
12053#define GPIO_MODER_MODE3_Pos (6U)
12054#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos)
12055#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk
12056#define GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos)
12057#define GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos)
12059#define GPIO_MODER_MODE4_Pos (8U)
12060#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos)
12061#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk
12062#define GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos)
12063#define GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos)
12065#define GPIO_MODER_MODE5_Pos (10U)
12066#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos)
12067#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk
12068#define GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos)
12069#define GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos)
12071#define GPIO_MODER_MODE6_Pos (12U)
12072#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos)
12073#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk
12074#define GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos)
12075#define GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos)
12077#define GPIO_MODER_MODE7_Pos (14U)
12078#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos)
12079#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk
12080#define GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos)
12081#define GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos)
12083#define GPIO_MODER_MODE8_Pos (16U)
12084#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos)
12085#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk
12086#define GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos)
12087#define GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos)
12089#define GPIO_MODER_MODE9_Pos (18U)
12090#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos)
12091#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk
12092#define GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos)
12093#define GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos)
12095#define GPIO_MODER_MODE10_Pos (20U)
12096#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos)
12097#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk
12098#define GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos)
12099#define GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos)
12101#define GPIO_MODER_MODE11_Pos (22U)
12102#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos)
12103#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk
12104#define GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos)
12105#define GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos)
12107#define GPIO_MODER_MODE12_Pos (24U)
12108#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos)
12109#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk
12110#define GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos)
12111#define GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos)
12113#define GPIO_MODER_MODE13_Pos (26U)
12114#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos)
12115#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk
12116#define GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos)
12117#define GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos)
12119#define GPIO_MODER_MODE14_Pos (28U)
12120#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos)
12121#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk
12122#define GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos)
12123#define GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos)
12125#define GPIO_MODER_MODE15_Pos (30U)
12126#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos)
12127#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk
12128#define GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos)
12129#define GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos)
12131/****************** Bits definition for GPIO_OTYPER register ****************/
12132#define GPIO_OTYPER_OT0_Pos (0U)
12133#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)
12134#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk
12135#define GPIO_OTYPER_OT1_Pos (1U)
12136#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)
12137#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk
12138#define GPIO_OTYPER_OT2_Pos (2U)
12139#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)
12140#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk
12141#define GPIO_OTYPER_OT3_Pos (3U)
12142#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)
12143#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk
12144#define GPIO_OTYPER_OT4_Pos (4U)
12145#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)
12146#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk
12147#define GPIO_OTYPER_OT5_Pos (5U)
12148#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)
12149#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk
12150#define GPIO_OTYPER_OT6_Pos (6U)
12151#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)
12152#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk
12153#define GPIO_OTYPER_OT7_Pos (7U)
12154#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)
12155#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk
12156#define GPIO_OTYPER_OT8_Pos (8U)
12157#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)
12158#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk
12159#define GPIO_OTYPER_OT9_Pos (9U)
12160#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)
12161#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk
12162#define GPIO_OTYPER_OT10_Pos (10U)
12163#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)
12164#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk
12165#define GPIO_OTYPER_OT11_Pos (11U)
12166#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)
12167#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk
12168#define GPIO_OTYPER_OT12_Pos (12U)
12169#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)
12170#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk
12171#define GPIO_OTYPER_OT13_Pos (13U)
12172#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)
12173#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk
12174#define GPIO_OTYPER_OT14_Pos (14U)
12175#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)
12176#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk
12177#define GPIO_OTYPER_OT15_Pos (15U)
12178#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)
12179#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk
12180
12181/****************** Bits definition for GPIO_OSPEEDR register ***************/
12182#define GPIO_OSPEEDR_OSPEED0_Pos (0U)
12183#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)
12184#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk
12185#define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)
12186#define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)
12188#define GPIO_OSPEEDR_OSPEED1_Pos (2U)
12189#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)
12190#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk
12191#define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)
12192#define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)
12194#define GPIO_OSPEEDR_OSPEED2_Pos (4U)
12195#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)
12196#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk
12197#define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)
12198#define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)
12200#define GPIO_OSPEEDR_OSPEED3_Pos (6U)
12201#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)
12202#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk
12203#define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)
12204#define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)
12206#define GPIO_OSPEEDR_OSPEED4_Pos (8U)
12207#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)
12208#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk
12209#define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)
12210#define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)
12212#define GPIO_OSPEEDR_OSPEED5_Pos (10U)
12213#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)
12214#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk
12215#define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)
12216#define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)
12218#define GPIO_OSPEEDR_OSPEED6_Pos (12U)
12219#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)
12220#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk
12221#define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)
12222#define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)
12224#define GPIO_OSPEEDR_OSPEED7_Pos (14U)
12225#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)
12226#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk
12227#define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)
12228#define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)
12230#define GPIO_OSPEEDR_OSPEED8_Pos (16U)
12231#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)
12232#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk
12233#define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)
12234#define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)
12236#define GPIO_OSPEEDR_OSPEED9_Pos (18U)
12237#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)
12238#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk
12239#define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)
12240#define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)
12242#define GPIO_OSPEEDR_OSPEED10_Pos (20U)
12243#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)
12244#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk
12245#define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)
12246#define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)
12248#define GPIO_OSPEEDR_OSPEED11_Pos (22U)
12249#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)
12250#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk
12251#define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)
12252#define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)
12254#define GPIO_OSPEEDR_OSPEED12_Pos (24U)
12255#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)
12256#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk
12257#define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)
12258#define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)
12260#define GPIO_OSPEEDR_OSPEED13_Pos (26U)
12261#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)
12262#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk
12263#define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)
12264#define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)
12266#define GPIO_OSPEEDR_OSPEED14_Pos (28U)
12267#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)
12268#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk
12269#define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)
12270#define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)
12272#define GPIO_OSPEEDR_OSPEED15_Pos (30U)
12273#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)
12274#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk
12275#define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)
12276#define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)
12278/****************** Bits definition for GPIO_PUPDR register *****************/
12279#define GPIO_PUPDR_PUPD0_Pos (0U)
12280#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos)
12281#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk
12282#define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos)
12283#define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos)
12285#define GPIO_PUPDR_PUPD1_Pos (2U)
12286#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos)
12287#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk
12288#define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos)
12289#define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos)
12291#define GPIO_PUPDR_PUPD2_Pos (4U)
12292#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos)
12293#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk
12294#define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos)
12295#define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos)
12297#define GPIO_PUPDR_PUPD3_Pos (6U)
12298#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos)
12299#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk
12300#define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos)
12301#define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos)
12303#define GPIO_PUPDR_PUPD4_Pos (8U)
12304#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos)
12305#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk
12306#define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos)
12307#define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos)
12309#define GPIO_PUPDR_PUPD5_Pos (10U)
12310#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos)
12311#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk
12312#define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos)
12313#define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos)
12315#define GPIO_PUPDR_PUPD6_Pos (12U)
12316#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos)
12317#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk
12318#define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos)
12319#define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos)
12321#define GPIO_PUPDR_PUPD7_Pos (14U)
12322#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos)
12323#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk
12324#define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos)
12325#define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos)
12327#define GPIO_PUPDR_PUPD8_Pos (16U)
12328#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos)
12329#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk
12330#define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos)
12331#define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos)
12333#define GPIO_PUPDR_PUPD9_Pos (18U)
12334#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos)
12335#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk
12336#define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos)
12337#define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos)
12339#define GPIO_PUPDR_PUPD10_Pos (20U)
12340#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos)
12341#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk
12342#define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos)
12343#define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos)
12345#define GPIO_PUPDR_PUPD11_Pos (22U)
12346#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos)
12347#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk
12348#define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos)
12349#define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos)
12351#define GPIO_PUPDR_PUPD12_Pos (24U)
12352#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos)
12353#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk
12354#define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos)
12355#define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos)
12357#define GPIO_PUPDR_PUPD13_Pos (26U)
12358#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos)
12359#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk
12360#define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos)
12361#define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos)
12363#define GPIO_PUPDR_PUPD14_Pos (28U)
12364#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos)
12365#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk
12366#define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos)
12367#define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos)
12369#define GPIO_PUPDR_PUPD15_Pos (30U)
12370#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos)
12371#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk
12372#define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos)
12373#define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos)
12375/****************** Bits definition for GPIO_IDR register *******************/
12376#define GPIO_IDR_ID0_Pos (0U)
12377#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)
12378#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk
12379#define GPIO_IDR_ID1_Pos (1U)
12380#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)
12381#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk
12382#define GPIO_IDR_ID2_Pos (2U)
12383#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)
12384#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk
12385#define GPIO_IDR_ID3_Pos (3U)
12386#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)
12387#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk
12388#define GPIO_IDR_ID4_Pos (4U)
12389#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)
12390#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk
12391#define GPIO_IDR_ID5_Pos (5U)
12392#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)
12393#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk
12394#define GPIO_IDR_ID6_Pos (6U)
12395#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)
12396#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk
12397#define GPIO_IDR_ID7_Pos (7U)
12398#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)
12399#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk
12400#define GPIO_IDR_ID8_Pos (8U)
12401#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)
12402#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk
12403#define GPIO_IDR_ID9_Pos (9U)
12404#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)
12405#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk
12406#define GPIO_IDR_ID10_Pos (10U)
12407#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)
12408#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk
12409#define GPIO_IDR_ID11_Pos (11U)
12410#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)
12411#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk
12412#define GPIO_IDR_ID12_Pos (12U)
12413#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)
12414#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk
12415#define GPIO_IDR_ID13_Pos (13U)
12416#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)
12417#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk
12418#define GPIO_IDR_ID14_Pos (14U)
12419#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)
12420#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk
12421#define GPIO_IDR_ID15_Pos (15U)
12422#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)
12423#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk
12424
12425/****************** Bits definition for GPIO_ODR register *******************/
12426#define GPIO_ODR_OD0_Pos (0U)
12427#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)
12428#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk
12429#define GPIO_ODR_OD1_Pos (1U)
12430#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)
12431#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk
12432#define GPIO_ODR_OD2_Pos (2U)
12433#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)
12434#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk
12435#define GPIO_ODR_OD3_Pos (3U)
12436#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)
12437#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk
12438#define GPIO_ODR_OD4_Pos (4U)
12439#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)
12440#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk
12441#define GPIO_ODR_OD5_Pos (5U)
12442#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)
12443#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk
12444#define GPIO_ODR_OD6_Pos (6U)
12445#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)
12446#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk
12447#define GPIO_ODR_OD7_Pos (7U)
12448#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)
12449#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk
12450#define GPIO_ODR_OD8_Pos (8U)
12451#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)
12452#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk
12453#define GPIO_ODR_OD9_Pos (9U)
12454#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)
12455#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk
12456#define GPIO_ODR_OD10_Pos (10U)
12457#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)
12458#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk
12459#define GPIO_ODR_OD11_Pos (11U)
12460#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)
12461#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk
12462#define GPIO_ODR_OD12_Pos (12U)
12463#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)
12464#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk
12465#define GPIO_ODR_OD13_Pos (13U)
12466#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)
12467#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk
12468#define GPIO_ODR_OD14_Pos (14U)
12469#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)
12470#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk
12471#define GPIO_ODR_OD15_Pos (15U)
12472#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)
12473#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk
12474
12475/****************** Bits definition for GPIO_BSRR register ******************/
12476#define GPIO_BSRR_BS0_Pos (0U)
12477#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)
12478#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk
12479#define GPIO_BSRR_BS1_Pos (1U)
12480#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)
12481#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk
12482#define GPIO_BSRR_BS2_Pos (2U)
12483#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)
12484#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk
12485#define GPIO_BSRR_BS3_Pos (3U)
12486#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)
12487#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk
12488#define GPIO_BSRR_BS4_Pos (4U)
12489#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)
12490#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk
12491#define GPIO_BSRR_BS5_Pos (5U)
12492#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)
12493#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk
12494#define GPIO_BSRR_BS6_Pos (6U)
12495#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)
12496#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk
12497#define GPIO_BSRR_BS7_Pos (7U)
12498#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)
12499#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk
12500#define GPIO_BSRR_BS8_Pos (8U)
12501#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)
12502#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk
12503#define GPIO_BSRR_BS9_Pos (9U)
12504#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)
12505#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk
12506#define GPIO_BSRR_BS10_Pos (10U)
12507#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)
12508#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk
12509#define GPIO_BSRR_BS11_Pos (11U)
12510#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)
12511#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk
12512#define GPIO_BSRR_BS12_Pos (12U)
12513#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)
12514#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk
12515#define GPIO_BSRR_BS13_Pos (13U)
12516#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)
12517#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk
12518#define GPIO_BSRR_BS14_Pos (14U)
12519#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)
12520#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk
12521#define GPIO_BSRR_BS15_Pos (15U)
12522#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)
12523#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk
12524#define GPIO_BSRR_BR0_Pos (16U)
12525#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)
12526#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk
12527#define GPIO_BSRR_BR1_Pos (17U)
12528#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)
12529#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk
12530#define GPIO_BSRR_BR2_Pos (18U)
12531#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)
12532#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk
12533#define GPIO_BSRR_BR3_Pos (19U)
12534#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)
12535#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk
12536#define GPIO_BSRR_BR4_Pos (20U)
12537#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)
12538#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk
12539#define GPIO_BSRR_BR5_Pos (21U)
12540#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)
12541#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk
12542#define GPIO_BSRR_BR6_Pos (22U)
12543#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)
12544#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk
12545#define GPIO_BSRR_BR7_Pos (23U)
12546#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)
12547#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk
12548#define GPIO_BSRR_BR8_Pos (24U)
12549#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)
12550#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk
12551#define GPIO_BSRR_BR9_Pos (25U)
12552#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)
12553#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk
12554#define GPIO_BSRR_BR10_Pos (26U)
12555#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)
12556#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk
12557#define GPIO_BSRR_BR11_Pos (27U)
12558#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)
12559#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk
12560#define GPIO_BSRR_BR12_Pos (28U)
12561#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)
12562#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk
12563#define GPIO_BSRR_BR13_Pos (29U)
12564#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)
12565#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk
12566#define GPIO_BSRR_BR14_Pos (30U)
12567#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)
12568#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk
12569#define GPIO_BSRR_BR15_Pos (31U)
12570#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)
12571#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk
12572
12573/****************** Bit definition for GPIO_LCKR register *********************/
12574#define GPIO_LCKR_LCK0_Pos (0U)
12575#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)
12576#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk
12577#define GPIO_LCKR_LCK1_Pos (1U)
12578#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)
12579#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk
12580#define GPIO_LCKR_LCK2_Pos (2U)
12581#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)
12582#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk
12583#define GPIO_LCKR_LCK3_Pos (3U)
12584#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)
12585#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk
12586#define GPIO_LCKR_LCK4_Pos (4U)
12587#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)
12588#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk
12589#define GPIO_LCKR_LCK5_Pos (5U)
12590#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)
12591#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk
12592#define GPIO_LCKR_LCK6_Pos (6U)
12593#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)
12594#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk
12595#define GPIO_LCKR_LCK7_Pos (7U)
12596#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)
12597#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk
12598#define GPIO_LCKR_LCK8_Pos (8U)
12599#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)
12600#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk
12601#define GPIO_LCKR_LCK9_Pos (9U)
12602#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)
12603#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk
12604#define GPIO_LCKR_LCK10_Pos (10U)
12605#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)
12606#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk
12607#define GPIO_LCKR_LCK11_Pos (11U)
12608#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)
12609#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk
12610#define GPIO_LCKR_LCK12_Pos (12U)
12611#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)
12612#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk
12613#define GPIO_LCKR_LCK13_Pos (13U)
12614#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)
12615#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk
12616#define GPIO_LCKR_LCK14_Pos (14U)
12617#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)
12618#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk
12619#define GPIO_LCKR_LCK15_Pos (15U)
12620#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)
12621#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk
12622#define GPIO_LCKR_LCKK_Pos (16U)
12623#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)
12624#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk
12625
12626/****************** Bit definition for GPIO_AFRL register ********************/
12627#define GPIO_AFRL_AFSEL0_Pos (0U)
12628#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos)
12629#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
12630#define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos)
12631#define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos)
12632#define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos)
12633#define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos)
12634#define GPIO_AFRL_AFSEL1_Pos (4U)
12635#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos)
12636#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
12637#define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos)
12638#define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos)
12639#define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos)
12640#define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos)
12641#define GPIO_AFRL_AFSEL2_Pos (8U)
12642#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos)
12643#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
12644#define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos)
12645#define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos)
12646#define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos)
12647#define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos)
12648#define GPIO_AFRL_AFSEL3_Pos (12U)
12649#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos)
12650#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
12651#define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos)
12652#define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos)
12653#define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos)
12654#define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos)
12655#define GPIO_AFRL_AFSEL4_Pos (16U)
12656#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos)
12657#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
12658#define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos)
12659#define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos)
12660#define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos)
12661#define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos)
12662#define GPIO_AFRL_AFSEL5_Pos (20U)
12663#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos)
12664#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
12665#define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos)
12666#define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos)
12667#define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos)
12668#define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos)
12669#define GPIO_AFRL_AFSEL6_Pos (24U)
12670#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos)
12671#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
12672#define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos)
12673#define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos)
12674#define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos)
12675#define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos)
12676#define GPIO_AFRL_AFSEL7_Pos (28U)
12677#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos)
12678#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
12679#define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos)
12680#define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos)
12681#define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos)
12682#define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos)
12684/* Legacy defines */
12685#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
12686#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
12687#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
12688#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
12689#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
12690#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
12691#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
12692#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
12693
12694/****************** Bit definition for GPIO_AFRH register ********************/
12695#define GPIO_AFRH_AFSEL8_Pos (0U)
12696#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos)
12697#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
12698#define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos)
12699#define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos)
12700#define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos)
12701#define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos)
12702#define GPIO_AFRH_AFSEL9_Pos (4U)
12703#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos)
12704#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
12705#define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos)
12706#define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos)
12707#define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos)
12708#define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos)
12709#define GPIO_AFRH_AFSEL10_Pos (8U)
12710#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos)
12711#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
12712#define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos)
12713#define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos)
12714#define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos)
12715#define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos)
12716#define GPIO_AFRH_AFSEL11_Pos (12U)
12717#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos)
12718#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
12719#define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos)
12720#define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos)
12721#define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos)
12722#define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos)
12723#define GPIO_AFRH_AFSEL12_Pos (16U)
12724#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos)
12725#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
12726#define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos)
12727#define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos)
12728#define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos)
12729#define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos)
12730#define GPIO_AFRH_AFSEL13_Pos (20U)
12731#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos)
12732#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
12733#define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos)
12734#define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos)
12735#define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos)
12736#define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos)
12737#define GPIO_AFRH_AFSEL14_Pos (24U)
12738#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos)
12739#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
12740#define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos)
12741#define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos)
12742#define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos)
12743#define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos)
12744#define GPIO_AFRH_AFSEL15_Pos (28U)
12745#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos)
12746#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
12747#define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos)
12748#define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos)
12749#define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos)
12750#define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos)
12752/* Legacy defines */
12753#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
12754#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
12755#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
12756#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
12757#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
12758#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
12759#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
12760#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
12761
12762/******************************************************************************/
12763/* */
12764/* HSEM HW Semaphore */
12765/* */
12766/******************************************************************************/
12767/******************** Bit definition for HSEM_R register ********************/
12768#define HSEM_R_PROCID_Pos (0U)
12769#define HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos)
12770#define HSEM_R_PROCID HSEM_R_PROCID_Msk
12771#define HSEM_R_COREID_Pos (8U)
12772#define HSEM_R_COREID_Msk (0xFFUL << HSEM_R_COREID_Pos)
12773#define HSEM_R_COREID HSEM_R_COREID_Msk
12774#define HSEM_R_LOCK_Pos (31U)
12775#define HSEM_R_LOCK_Msk (0x1UL << HSEM_R_LOCK_Pos)
12776#define HSEM_R_LOCK HSEM_R_LOCK_Msk
12778/******************** Bit definition for HSEM_RLR register ******************/
12779#define HSEM_RLR_PROCID_Pos (0U)
12780#define HSEM_RLR_PROCID_Msk (0xFFUL << HSEM_RLR_PROCID_Pos)
12781#define HSEM_RLR_PROCID HSEM_RLR_PROCID_Msk
12782#define HSEM_RLR_COREID_Pos (8U)
12783#define HSEM_RLR_COREID_Msk (0xFFUL << HSEM_RLR_COREID_Pos)
12784#define HSEM_RLR_COREID HSEM_RLR_COREID_Msk
12785#define HSEM_RLR_LOCK_Pos (31U)
12786#define HSEM_RLR_LOCK_Msk (0x1UL << HSEM_RLR_LOCK_Pos)
12787#define HSEM_RLR_LOCK HSEM_RLR_LOCK_Msk
12789/******************** Bit definition for HSEM_C1IER register *****************/
12790#define HSEM_C1IER_ISE0_Pos (0U)
12791#define HSEM_C1IER_ISE0_Msk (0x1UL << HSEM_C1IER_ISE0_Pos)
12792#define HSEM_C1IER_ISE0 HSEM_C1IER_ISE0_Msk
12793#define HSEM_C1IER_ISE1_Pos (1U)
12794#define HSEM_C1IER_ISE1_Msk (0x1UL << HSEM_C1IER_ISE1_Pos)
12795#define HSEM_C1IER_ISE1 HSEM_C1IER_ISE1_Msk
12796#define HSEM_C1IER_ISE2_Pos (2U)
12797#define HSEM_C1IER_ISE2_Msk (0x1UL << HSEM_C1IER_ISE2_Pos)
12798#define HSEM_C1IER_ISE2 HSEM_C1IER_ISE2_Msk
12799#define HSEM_C1IER_ISE3_Pos (3U)
12800#define HSEM_C1IER_ISE3_Msk (0x1UL << HSEM_C1IER_ISE3_Pos)
12801#define HSEM_C1IER_ISE3 HSEM_C1IER_ISE3_Msk
12802#define HSEM_C1IER_ISE4_Pos (4U)
12803#define HSEM_C1IER_ISE4_Msk (0x1UL << HSEM_C1IER_ISE4_Pos)
12804#define HSEM_C1IER_ISE4 HSEM_C1IER_ISE4_Msk
12805#define HSEM_C1IER_ISE5_Pos (5U)
12806#define HSEM_C1IER_ISE5_Msk (0x1UL << HSEM_C1IER_ISE5_Pos)
12807#define HSEM_C1IER_ISE5 HSEM_C1IER_ISE5_Msk
12808#define HSEM_C1IER_ISE6_Pos (6U)
12809#define HSEM_C1IER_ISE6_Msk (0x1UL << HSEM_C1IER_ISE6_Pos)
12810#define HSEM_C1IER_ISE6 HSEM_C1IER_ISE6_Msk
12811#define HSEM_C1IER_ISE7_Pos (7U)
12812#define HSEM_C1IER_ISE7_Msk (0x1UL << HSEM_C1IER_ISE7_Pos)
12813#define HSEM_C1IER_ISE7 HSEM_C1IER_ISE7_Msk
12814#define HSEM_C1IER_ISE8_Pos (8U)
12815#define HSEM_C1IER_ISE8_Msk (0x1UL << HSEM_C1IER_ISE8_Pos)
12816#define HSEM_C1IER_ISE8 HSEM_C1IER_ISE8_Msk
12817#define HSEM_C1IER_ISE9_Pos (9U)
12818#define HSEM_C1IER_ISE9_Msk (0x1UL << HSEM_C1IER_ISE9_Pos)
12819#define HSEM_C1IER_ISE9 HSEM_C1IER_ISE9_Msk
12820#define HSEM_C1IER_ISE10_Pos (10U)
12821#define HSEM_C1IER_ISE10_Msk (0x1UL << HSEM_C1IER_ISE10_Pos)
12822#define HSEM_C1IER_ISE10 HSEM_C1IER_ISE10_Msk
12823#define HSEM_C1IER_ISE11_Pos (11U)
12824#define HSEM_C1IER_ISE11_Msk (0x1UL << HSEM_C1IER_ISE11_Pos)
12825#define HSEM_C1IER_ISE11 HSEM_C1IER_ISE11_Msk
12826#define HSEM_C1IER_ISE12_Pos (12U)
12827#define HSEM_C1IER_ISE12_Msk (0x1UL << HSEM_C1IER_ISE12_Pos)
12828#define HSEM_C1IER_ISE12 HSEM_C1IER_ISE12_Msk
12829#define HSEM_C1IER_ISE13_Pos (13U)
12830#define HSEM_C1IER_ISE13_Msk (0x1UL << HSEM_C1IER_ISE13_Pos)
12831#define HSEM_C1IER_ISE13 HSEM_C1IER_ISE13_Msk
12832#define HSEM_C1IER_ISE14_Pos (14U)
12833#define HSEM_C1IER_ISE14_Msk (0x1UL << HSEM_C1IER_ISE14_Pos)
12834#define HSEM_C1IER_ISE14 HSEM_C1IER_ISE14_Msk
12835#define HSEM_C1IER_ISE15_Pos (15U)
12836#define HSEM_C1IER_ISE15_Msk (0x1UL << HSEM_C1IER_ISE15_Pos)
12837#define HSEM_C1IER_ISE15 HSEM_C1IER_ISE15_Msk
12838#define HSEM_C1IER_ISE16_Pos (16U)
12839#define HSEM_C1IER_ISE16_Msk (0x1UL << HSEM_C1IER_ISE16_Pos)
12840#define HSEM_C1IER_ISE16 HSEM_C1IER_ISE16_Msk
12841#define HSEM_C1IER_ISE17_Pos (17U)
12842#define HSEM_C1IER_ISE17_Msk (0x1UL << HSEM_C1IER_ISE17_Pos)
12843#define HSEM_C1IER_ISE17 HSEM_C1IER_ISE17_Msk
12844#define HSEM_C1IER_ISE18_Pos (18U)
12845#define HSEM_C1IER_ISE18_Msk (0x1UL << HSEM_C1IER_ISE18_Pos)
12846#define HSEM_C1IER_ISE18 HSEM_C1IER_ISE18_Msk
12847#define HSEM_C1IER_ISE19_Pos (19U)
12848#define HSEM_C1IER_ISE19_Msk (0x1UL << HSEM_C1IER_ISE19_Pos)
12849#define HSEM_C1IER_ISE19 HSEM_C1IER_ISE19_Msk
12850#define HSEM_C1IER_ISE20_Pos (20U)
12851#define HSEM_C1IER_ISE20_Msk (0x1UL << HSEM_C1IER_ISE20_Pos)
12852#define HSEM_C1IER_ISE20 HSEM_C1IER_ISE20_Msk
12853#define HSEM_C1IER_ISE21_Pos (21U)
12854#define HSEM_C1IER_ISE21_Msk (0x1UL << HSEM_C1IER_ISE21_Pos)
12855#define HSEM_C1IER_ISE21 HSEM_C1IER_ISE21_Msk
12856#define HSEM_C1IER_ISE22_Pos (22U)
12857#define HSEM_C1IER_ISE22_Msk (0x1UL << HSEM_C1IER_ISE22_Pos)
12858#define HSEM_C1IER_ISE22 HSEM_C1IER_ISE22_Msk
12859#define HSEM_C1IER_ISE23_Pos (23U)
12860#define HSEM_C1IER_ISE23_Msk (0x1UL << HSEM_C1IER_ISE23_Pos)
12861#define HSEM_C1IER_ISE23 HSEM_C1IER_ISE23_Msk
12862#define HSEM_C1IER_ISE24_Pos (24U)
12863#define HSEM_C1IER_ISE24_Msk (0x1UL << HSEM_C1IER_ISE24_Pos)
12864#define HSEM_C1IER_ISE24 HSEM_C1IER_ISE24_Msk
12865#define HSEM_C1IER_ISE25_Pos (25U)
12866#define HSEM_C1IER_ISE25_Msk (0x1UL << HSEM_C1IER_ISE25_Pos)
12867#define HSEM_C1IER_ISE25 HSEM_C1IER_ISE25_Msk
12868#define HSEM_C1IER_ISE26_Pos (26U)
12869#define HSEM_C1IER_ISE26_Msk (0x1UL << HSEM_C1IER_ISE26_Pos)
12870#define HSEM_C1IER_ISE26 HSEM_C1IER_ISE26_Msk
12871#define HSEM_C1IER_ISE27_Pos (27U)
12872#define HSEM_C1IER_ISE27_Msk (0x1UL << HSEM_C1IER_ISE27_Pos)
12873#define HSEM_C1IER_ISE27 HSEM_C1IER_ISE27_Msk
12874#define HSEM_C1IER_ISE28_Pos (28U)
12875#define HSEM_C1IER_ISE28_Msk (0x1UL << HSEM_C1IER_ISE28_Pos)
12876#define HSEM_C1IER_ISE28 HSEM_C1IER_ISE28_Msk
12877#define HSEM_C1IER_ISE29_Pos (29U)
12878#define HSEM_C1IER_ISE29_Msk (0x1UL << HSEM_C1IER_ISE29_Pos)
12879#define HSEM_C1IER_ISE29 HSEM_C1IER_ISE29_Msk
12880#define HSEM_C1IER_ISE30_Pos (30U)
12881#define HSEM_C1IER_ISE30_Msk (0x1UL << HSEM_C1IER_ISE30_Pos)
12882#define HSEM_C1IER_ISE30 HSEM_C1IER_ISE30_Msk
12883#define HSEM_C1IER_ISE31_Pos (31U)
12884#define HSEM_C1IER_ISE31_Msk (0x1UL << HSEM_C1IER_ISE31_Pos)
12885#define HSEM_C1IER_ISE31 HSEM_C1IER_ISE31_Msk
12887/******************** Bit definition for HSEM_C1ICR register *****************/
12888#define HSEM_C1ICR_ISC0_Pos (0U)
12889#define HSEM_C1ICR_ISC0_Msk (0x1UL << HSEM_C1ICR_ISC0_Pos)
12890#define HSEM_C1ICR_ISC0 HSEM_C1ICR_ISC0_Msk
12891#define HSEM_C1ICR_ISC1_Pos (1U)
12892#define HSEM_C1ICR_ISC1_Msk (0x1UL << HSEM_C1ICR_ISC1_Pos)
12893#define HSEM_C1ICR_ISC1 HSEM_C1ICR_ISC1_Msk
12894#define HSEM_C1ICR_ISC2_Pos (2U)
12895#define HSEM_C1ICR_ISC2_Msk (0x1UL << HSEM_C1ICR_ISC2_Pos)
12896#define HSEM_C1ICR_ISC2 HSEM_C1ICR_ISC2_Msk
12897#define HSEM_C1ICR_ISC3_Pos (3U)
12898#define HSEM_C1ICR_ISC3_Msk (0x1UL << HSEM_C1ICR_ISC3_Pos)
12899#define HSEM_C1ICR_ISC3 HSEM_C1ICR_ISC3_Msk
12900#define HSEM_C1ICR_ISC4_Pos (4U)
12901#define HSEM_C1ICR_ISC4_Msk (0x1UL << HSEM_C1ICR_ISC4_Pos)
12902#define HSEM_C1ICR_ISC4 HSEM_C1ICR_ISC4_Msk
12903#define HSEM_C1ICR_ISC5_Pos (5U)
12904#define HSEM_C1ICR_ISC5_Msk (0x1UL << HSEM_C1ICR_ISC5_Pos)
12905#define HSEM_C1ICR_ISC5 HSEM_C1ICR_ISC5_Msk
12906#define HSEM_C1ICR_ISC6_Pos (6U)
12907#define HSEM_C1ICR_ISC6_Msk (0x1UL << HSEM_C1ICR_ISC6_Pos)
12908#define HSEM_C1ICR_ISC6 HSEM_C1ICR_ISC6_Msk
12909#define HSEM_C1ICR_ISC7_Pos (7U)
12910#define HSEM_C1ICR_ISC7_Msk (0x1UL << HSEM_C1ICR_ISC7_Pos)
12911#define HSEM_C1ICR_ISC7 HSEM_C1ICR_ISC7_Msk
12912#define HSEM_C1ICR_ISC8_Pos (8U)
12913#define HSEM_C1ICR_ISC8_Msk (0x1UL << HSEM_C1ICR_ISC8_Pos)
12914#define HSEM_C1ICR_ISC8 HSEM_C1ICR_ISC8_Msk
12915#define HSEM_C1ICR_ISC9_Pos (9U)
12916#define HSEM_C1ICR_ISC9_Msk (0x1UL << HSEM_C1ICR_ISC9_Pos)
12917#define HSEM_C1ICR_ISC9 HSEM_C1ICR_ISC9_Msk
12918#define HSEM_C1ICR_ISC10_Pos (10U)
12919#define HSEM_C1ICR_ISC10_Msk (0x1UL << HSEM_C1ICR_ISC10_Pos)
12920#define HSEM_C1ICR_ISC10 HSEM_C1ICR_ISC10_Msk
12921#define HSEM_C1ICR_ISC11_Pos (11U)
12922#define HSEM_C1ICR_ISC11_Msk (0x1UL << HSEM_C1ICR_ISC11_Pos)
12923#define HSEM_C1ICR_ISC11 HSEM_C1ICR_ISC11_Msk
12924#define HSEM_C1ICR_ISC12_Pos (12U)
12925#define HSEM_C1ICR_ISC12_Msk (0x1UL << HSEM_C1ICR_ISC12_Pos)
12926#define HSEM_C1ICR_ISC12 HSEM_C1ICR_ISC12_Msk
12927#define HSEM_C1ICR_ISC13_Pos (13U)
12928#define HSEM_C1ICR_ISC13_Msk (0x1UL << HSEM_C1ICR_ISC13_Pos)
12929#define HSEM_C1ICR_ISC13 HSEM_C1ICR_ISC13_Msk
12930#define HSEM_C1ICR_ISC14_Pos (14U)
12931#define HSEM_C1ICR_ISC14_Msk (0x1UL << HSEM_C1ICR_ISC14_Pos)
12932#define HSEM_C1ICR_ISC14 HSEM_C1ICR_ISC14_Msk
12933#define HSEM_C1ICR_ISC15_Pos (15U)
12934#define HSEM_C1ICR_ISC15_Msk (0x1UL << HSEM_C1ICR_ISC15_Pos)
12935#define HSEM_C1ICR_ISC15 HSEM_C1ICR_ISC15_Msk
12936#define HSEM_C1ICR_ISC16_Pos (16U)
12937#define HSEM_C1ICR_ISC16_Msk (0x1UL << HSEM_C1ICR_ISC16_Pos)
12938#define HSEM_C1ICR_ISC16 HSEM_C1ICR_ISC16_Msk
12939#define HSEM_C1ICR_ISC17_Pos (17U)
12940#define HSEM_C1ICR_ISC17_Msk (0x1UL << HSEM_C1ICR_ISC17_Pos)
12941#define HSEM_C1ICR_ISC17 HSEM_C1ICR_ISC17_Msk
12942#define HSEM_C1ICR_ISC18_Pos (18U)
12943#define HSEM_C1ICR_ISC18_Msk (0x1UL << HSEM_C1ICR_ISC18_Pos)
12944#define HSEM_C1ICR_ISC18 HSEM_C1ICR_ISC18_Msk
12945#define HSEM_C1ICR_ISC19_Pos (19U)
12946#define HSEM_C1ICR_ISC19_Msk (0x1UL << HSEM_C1ICR_ISC19_Pos)
12947#define HSEM_C1ICR_ISC19 HSEM_C1ICR_ISC19_Msk
12948#define HSEM_C1ICR_ISC20_Pos (20U)
12949#define HSEM_C1ICR_ISC20_Msk (0x1UL << HSEM_C1ICR_ISC20_Pos)
12950#define HSEM_C1ICR_ISC20 HSEM_C1ICR_ISC20_Msk
12951#define HSEM_C1ICR_ISC21_Pos (21U)
12952#define HSEM_C1ICR_ISC21_Msk (0x1UL << HSEM_C1ICR_ISC21_Pos)
12953#define HSEM_C1ICR_ISC21 HSEM_C1ICR_ISC21_Msk
12954#define HSEM_C1ICR_ISC22_Pos (22U)
12955#define HSEM_C1ICR_ISC22_Msk (0x1UL << HSEM_C1ICR_ISC22_Pos)
12956#define HSEM_C1ICR_ISC22 HSEM_C1ICR_ISC22_Msk
12957#define HSEM_C1ICR_ISC23_Pos (23U)
12958#define HSEM_C1ICR_ISC23_Msk (0x1UL << HSEM_C1ICR_ISC23_Pos)
12959#define HSEM_C1ICR_ISC23 HSEM_C1ICR_ISC23_Msk
12960#define HSEM_C1ICR_ISC24_Pos (24U)
12961#define HSEM_C1ICR_ISC24_Msk (0x1UL << HSEM_C1ICR_ISC24_Pos)
12962#define HSEM_C1ICR_ISC24 HSEM_C1ICR_ISC24_Msk
12963#define HSEM_C1ICR_ISC25_Pos (25U)
12964#define HSEM_C1ICR_ISC25_Msk (0x1UL << HSEM_C1ICR_ISC25_Pos)
12965#define HSEM_C1ICR_ISC25 HSEM_C1ICR_ISC25_Msk
12966#define HSEM_C1ICR_ISC26_Pos (26U)
12967#define HSEM_C1ICR_ISC26_Msk (0x1UL << HSEM_C1ICR_ISC26_Pos)
12968#define HSEM_C1ICR_ISC26 HSEM_C1ICR_ISC26_Msk
12969#define HSEM_C1ICR_ISC27_Pos (27U)
12970#define HSEM_C1ICR_ISC27_Msk (0x1UL << HSEM_C1ICR_ISC27_Pos)
12971#define HSEM_C1ICR_ISC27 HSEM_C1ICR_ISC27_Msk
12972#define HSEM_C1ICR_ISC28_Pos (28U)
12973#define HSEM_C1ICR_ISC28_Msk (0x1UL << HSEM_C1ICR_ISC28_Pos)
12974#define HSEM_C1ICR_ISC28 HSEM_C1ICR_ISC28_Msk
12975#define HSEM_C1ICR_ISC29_Pos (29U)
12976#define HSEM_C1ICR_ISC29_Msk (0x1UL << HSEM_C1ICR_ISC29_Pos)
12977#define HSEM_C1ICR_ISC29 HSEM_C1ICR_ISC29_Msk
12978#define HSEM_C1ICR_ISC30_Pos (30U)
12979#define HSEM_C1ICR_ISC30_Msk (0x1UL << HSEM_C1ICR_ISC30_Pos)
12980#define HSEM_C1ICR_ISC30 HSEM_C1ICR_ISC30_Msk
12981#define HSEM_C1ICR_ISC31_Pos (31U)
12982#define HSEM_C1ICR_ISC31_Msk (0x1UL << HSEM_C1ICR_ISC31_Pos)
12983#define HSEM_C1ICR_ISC31 HSEM_C1ICR_ISC31_Msk
12985/******************** Bit definition for HSEM_C1ISR register *****************/
12986#define HSEM_C1ISR_ISF0_Pos (0U)
12987#define HSEM_C1ISR_ISF0_Msk (0x1UL << HSEM_C1ISR_ISF0_Pos)
12988#define HSEM_C1ISR_ISF0 HSEM_C1ISR_ISF0_Msk
12989#define HSEM_C1ISR_ISF1_Pos (1U)
12990#define HSEM_C1ISR_ISF1_Msk (0x1UL << HSEM_C1ISR_ISF1_Pos)
12991#define HSEM_C1ISR_ISF1 HSEM_C1ISR_ISF1_Msk
12992#define HSEM_C1ISR_ISF2_Pos (2U)
12993#define HSEM_C1ISR_ISF2_Msk (0x1UL << HSEM_C1ISR_ISF2_Pos)
12994#define HSEM_C1ISR_ISF2 HSEM_C1ISR_ISF2_Msk
12995#define HSEM_C1ISR_ISF3_Pos (3U)
12996#define HSEM_C1ISR_ISF3_Msk (0x1UL << HSEM_C1ISR_ISF3_Pos)
12997#define HSEM_C1ISR_ISF3 HSEM_C1ISR_ISF3_Msk
12998#define HSEM_C1ISR_ISF4_Pos (4U)
12999#define HSEM_C1ISR_ISF4_Msk (0x1UL << HSEM_C1ISR_ISF4_Pos)
13000#define HSEM_C1ISR_ISF4 HSEM_C1ISR_ISF4_Msk
13001#define HSEM_C1ISR_ISF5_Pos (5U)
13002#define HSEM_C1ISR_ISF5_Msk (0x1UL << HSEM_C1ISR_ISF5_Pos)
13003#define HSEM_C1ISR_ISF5 HSEM_C1ISR_ISF5_Msk
13004#define HSEM_C1ISR_ISF6_Pos (6U)
13005#define HSEM_C1ISR_ISF6_Msk (0x1UL << HSEM_C1ISR_ISF6_Pos)
13006#define HSEM_C1ISR_ISF6 HSEM_C1ISR_ISF6_Msk
13007#define HSEM_C1ISR_ISF7_Pos (7U)
13008#define HSEM_C1ISR_ISF7_Msk (0x1UL << HSEM_C1ISR_ISF7_Pos)
13009#define HSEM_C1ISR_ISF7 HSEM_C1ISR_ISF7_Msk
13010#define HSEM_C1ISR_ISF8_Pos (8U)
13011#define HSEM_C1ISR_ISF8_Msk (0x1UL << HSEM_C1ISR_ISF8_Pos)
13012#define HSEM_C1ISR_ISF8 HSEM_C1ISR_ISF8_Msk
13013#define HSEM_C1ISR_ISF9_Pos (9U)
13014#define HSEM_C1ISR_ISF9_Msk (0x1UL << HSEM_C1ISR_ISF9_Pos)
13015#define HSEM_C1ISR_ISF9 HSEM_C1ISR_ISF9_Msk
13016#define HSEM_C1ISR_ISF10_Pos (10U)
13017#define HSEM_C1ISR_ISF10_Msk (0x1UL << HSEM_C1ISR_ISF10_Pos)
13018#define HSEM_C1ISR_ISF10 HSEM_C1ISR_ISF10_Msk
13019#define HSEM_C1ISR_ISF11_Pos (11U)
13020#define HSEM_C1ISR_ISF11_Msk (0x1UL << HSEM_C1ISR_ISF11_Pos)
13021#define HSEM_C1ISR_ISF11 HSEM_C1ISR_ISF11_Msk
13022#define HSEM_C1ISR_ISF12_Pos (12U)
13023#define HSEM_C1ISR_ISF12_Msk (0x1UL << HSEM_C1ISR_ISF12_Pos)
13024#define HSEM_C1ISR_ISF12 HSEM_C1ISR_ISF12_Msk
13025#define HSEM_C1ISR_ISF13_Pos (13U)
13026#define HSEM_C1ISR_ISF13_Msk (0x1UL << HSEM_C1ISR_ISF13_Pos)
13027#define HSEM_C1ISR_ISF13 HSEM_C1ISR_ISF13_Msk
13028#define HSEM_C1ISR_ISF14_Pos (14U)
13029#define HSEM_C1ISR_ISF14_Msk (0x1UL << HSEM_C1ISR_ISF14_Pos)
13030#define HSEM_C1ISR_ISF14 HSEM_C1ISR_ISF14_Msk
13031#define HSEM_C1ISR_ISF15_Pos (15U)
13032#define HSEM_C1ISR_ISF15_Msk (0x1UL << HSEM_C1ISR_ISF15_Pos)
13033#define HSEM_C1ISR_ISF15 HSEM_C1ISR_ISF15_Msk
13034#define HSEM_C1ISR_ISF16_Pos (16U)
13035#define HSEM_C1ISR_ISF16_Msk (0x1UL << HSEM_C1ISR_ISF16_Pos)
13036#define HSEM_C1ISR_ISF16 HSEM_C1ISR_ISF16_Msk
13037#define HSEM_C1ISR_ISF17_Pos (17U)
13038#define HSEM_C1ISR_ISF17_Msk (0x1UL << HSEM_C1ISR_ISF17_Pos)
13039#define HSEM_C1ISR_ISF17 HSEM_C1ISR_ISF17_Msk
13040#define HSEM_C1ISR_ISF18_Pos (18U)
13041#define HSEM_C1ISR_ISF18_Msk (0x1UL << HSEM_C1ISR_ISF18_Pos)
13042#define HSEM_C1ISR_ISF18 HSEM_C1ISR_ISF18_Msk
13043#define HSEM_C1ISR_ISF19_Pos (19U)
13044#define HSEM_C1ISR_ISF19_Msk (0x1UL << HSEM_C1ISR_ISF19_Pos)
13045#define HSEM_C1ISR_ISF19 HSEM_C1ISR_ISF19_Msk
13046#define HSEM_C1ISR_ISF20_Pos (20U)
13047#define HSEM_C1ISR_ISF20_Msk (0x1UL << HSEM_C1ISR_ISF20_Pos)
13048#define HSEM_C1ISR_ISF20 HSEM_C1ISR_ISF20_Msk
13049#define HSEM_C1ISR_ISF21_Pos (21U)
13050#define HSEM_C1ISR_ISF21_Msk (0x1UL << HSEM_C1ISR_ISF21_Pos)
13051#define HSEM_C1ISR_ISF21 HSEM_C1ISR_ISF21_Msk
13052#define HSEM_C1ISR_ISF22_Pos (22U)
13053#define HSEM_C1ISR_ISF22_Msk (0x1UL << HSEM_C1ISR_ISF22_Pos)
13054#define HSEM_C1ISR_ISF22 HSEM_C1ISR_ISF22_Msk
13055#define HSEM_C1ISR_ISF23_Pos (23U)
13056#define HSEM_C1ISR_ISF23_Msk (0x1UL << HSEM_C1ISR_ISF23_Pos)
13057#define HSEM_C1ISR_ISF23 HSEM_C1ISR_ISF23_Msk
13058#define HSEM_C1ISR_ISF24_Pos (24U)
13059#define HSEM_C1ISR_ISF24_Msk (0x1UL << HSEM_C1ISR_ISF24_Pos)
13060#define HSEM_C1ISR_ISF24 HSEM_C1ISR_ISF24_Msk
13061#define HSEM_C1ISR_ISF25_Pos (25U)
13062#define HSEM_C1ISR_ISF25_Msk (0x1UL << HSEM_C1ISR_ISF25_Pos)
13063#define HSEM_C1ISR_ISF25 HSEM_C1ISR_ISF25_Msk
13064#define HSEM_C1ISR_ISF26_Pos (26U)
13065#define HSEM_C1ISR_ISF26_Msk (0x1UL << HSEM_C1ISR_ISF26_Pos)
13066#define HSEM_C1ISR_ISF26 HSEM_C1ISR_ISF26_Msk
13067#define HSEM_C1ISR_ISF27_Pos (27U)
13068#define HSEM_C1ISR_ISF27_Msk (0x1UL << HSEM_C1ISR_ISF27_Pos)
13069#define HSEM_C1ISR_ISF27 HSEM_C1ISR_ISF27_Msk
13070#define HSEM_C1ISR_ISF28_Pos (28U)
13071#define HSEM_C1ISR_ISF28_Msk (0x1UL << HSEM_C1ISR_ISF28_Pos)
13072#define HSEM_C1ISR_ISF28 HSEM_C1ISR_ISF28_Msk
13073#define HSEM_C1ISR_ISF29_Pos (29U)
13074#define HSEM_C1ISR_ISF29_Msk (0x1UL << HSEM_C1ISR_ISF29_Pos)
13075#define HSEM_C1ISR_ISF29 HSEM_C1ISR_ISF29_Msk
13076#define HSEM_C1ISR_ISF30_Pos (30U)
13077#define HSEM_C1ISR_ISF30_Msk (0x1UL << HSEM_C1ISR_ISF30_Pos)
13078#define HSEM_C1ISR_ISF30 HSEM_C1ISR_ISF30_Msk
13079#define HSEM_C1ISR_ISF31_Pos (31U)
13080#define HSEM_C1ISR_ISF31_Msk (0x1UL << HSEM_C1ISR_ISF31_Pos)
13081#define HSEM_C1ISR_ISF31 HSEM_C1ISR_ISF31_Msk
13083/******************** Bit definition for HSEM_C1MISR register *****************/
13084#define HSEM_C1MISR_MISF0_Pos (0U)
13085#define HSEM_C1MISR_MISF0_Msk (0x1UL << HSEM_C1MISR_MISF0_Pos)
13086#define HSEM_C1MISR_MISF0 HSEM_C1MISR_MISF0_Msk
13087#define HSEM_C1MISR_MISF1_Pos (1U)
13088#define HSEM_C1MISR_MISF1_Msk (0x1UL << HSEM_C1MISR_MISF1_Pos)
13089#define HSEM_C1MISR_MISF1 HSEM_C1MISR_MISF1_Msk
13090#define HSEM_C1MISR_MISF2_Pos (2U)
13091#define HSEM_C1MISR_MISF2_Msk (0x1UL << HSEM_C1MISR_MISF2_Pos)
13092#define HSEM_C1MISR_MISF2 HSEM_C1MISR_MISF2_Msk
13093#define HSEM_C1MISR_MISF3_Pos (3U)
13094#define HSEM_C1MISR_MISF3_Msk (0x1UL << HSEM_C1MISR_MISF3_Pos)
13095#define HSEM_C1MISR_MISF3 HSEM_C1MISR_MISF3_Msk
13096#define HSEM_C1MISR_MISF4_Pos (4U)
13097#define HSEM_C1MISR_MISF4_Msk (0x1UL << HSEM_C1MISR_MISF4_Pos)
13098#define HSEM_C1MISR_MISF4 HSEM_C1MISR_MISF4_Msk
13099#define HSEM_C1MISR_MISF5_Pos (5U)
13100#define HSEM_C1MISR_MISF5_Msk (0x1UL << HSEM_C1MISR_MISF5_Pos)
13101#define HSEM_C1MISR_MISF5 HSEM_C1MISR_MISF5_Msk
13102#define HSEM_C1MISR_MISF6_Pos (6U)
13103#define HSEM_C1MISR_MISF6_Msk (0x1UL << HSEM_C1MISR_MISF6_Pos)
13104#define HSEM_C1MISR_MISF6 HSEM_C1MISR_MISF6_Msk
13105#define HSEM_C1MISR_MISF7_Pos (7U)
13106#define HSEM_C1MISR_MISF7_Msk (0x1UL << HSEM_C1MISR_MISF7_Pos)
13107#define HSEM_C1MISR_MISF7 HSEM_C1MISR_MISF7_Msk
13108#define HSEM_C1MISR_MISF8_Pos (8U)
13109#define HSEM_C1MISR_MISF8_Msk (0x1UL << HSEM_C1MISR_MISF8_Pos)
13110#define HSEM_C1MISR_MISF8 HSEM_C1MISR_MISF8_Msk
13111#define HSEM_C1MISR_MISF9_Pos (9U)
13112#define HSEM_C1MISR_MISF9_Msk (0x1UL << HSEM_C1MISR_MISF9_Pos)
13113#define HSEM_C1MISR_MISF9 HSEM_C1MISR_MISF9_Msk
13114#define HSEM_C1MISR_MISF10_Pos (10U)
13115#define HSEM_C1MISR_MISF10_Msk (0x1UL << HSEM_C1MISR_MISF10_Pos)
13116#define HSEM_C1MISR_MISF10 HSEM_C1MISR_MISF10_Msk
13117#define HSEM_C1MISR_MISF11_Pos (11U)
13118#define HSEM_C1MISR_MISF11_Msk (0x1UL << HSEM_C1MISR_MISF11_Pos)
13119#define HSEM_C1MISR_MISF11 HSEM_C1MISR_MISF11_Msk
13120#define HSEM_C1MISR_MISF12_Pos (12U)
13121#define HSEM_C1MISR_MISF12_Msk (0x1UL << HSEM_C1MISR_MISF12_Pos)
13122#define HSEM_C1MISR_MISF12 HSEM_C1MISR_MISF12_Msk
13123#define HSEM_C1MISR_MISF13_Pos (13U)
13124#define HSEM_C1MISR_MISF13_Msk (0x1UL << HSEM_C1MISR_MISF13_Pos)
13125#define HSEM_C1MISR_MISF13 HSEM_C1MISR_MISF13_Msk
13126#define HSEM_C1MISR_MISF14_Pos (14U)
13127#define HSEM_C1MISR_MISF14_Msk (0x1UL << HSEM_C1MISR_MISF14_Pos)
13128#define HSEM_C1MISR_MISF14 HSEM_C1MISR_MISF14_Msk
13129#define HSEM_C1MISR_MISF15_Pos (15U)
13130#define HSEM_C1MISR_MISF15_Msk (0x1UL << HSEM_C1MISR_MISF15_Pos)
13131#define HSEM_C1MISR_MISF15 HSEM_C1MISR_MISF15_Msk
13132#define HSEM_C1MISR_MISF16_Pos (16U)
13133#define HSEM_C1MISR_MISF16_Msk (0x1UL << HSEM_C1MISR_MISF16_Pos)
13134#define HSEM_C1MISR_MISF16 HSEM_C1MISR_MISF16_Msk
13135#define HSEM_C1MISR_MISF17_Pos (17U)
13136#define HSEM_C1MISR_MISF17_Msk (0x1UL << HSEM_C1MISR_MISF17_Pos)
13137#define HSEM_C1MISR_MISF17 HSEM_C1MISR_MISF17_Msk
13138#define HSEM_C1MISR_MISF18_Pos (18U)
13139#define HSEM_C1MISR_MISF18_Msk (0x1UL << HSEM_C1MISR_MISF18_Pos)
13140#define HSEM_C1MISR_MISF18 HSEM_C1MISR_MISF18_Msk
13141#define HSEM_C1MISR_MISF19_Pos (19U)
13142#define HSEM_C1MISR_MISF19_Msk (0x1UL << HSEM_C1MISR_MISF19_Pos)
13143#define HSEM_C1MISR_MISF19 HSEM_C1MISR_MISF19_Msk
13144#define HSEM_C1MISR_MISF20_Pos (20U)
13145#define HSEM_C1MISR_MISF20_Msk (0x1UL << HSEM_C1MISR_MISF20_Pos)
13146#define HSEM_C1MISR_MISF20 HSEM_C1MISR_MISF20_Msk
13147#define HSEM_C1MISR_MISF21_Pos (21U)
13148#define HSEM_C1MISR_MISF21_Msk (0x1UL << HSEM_C1MISR_MISF21_Pos)
13149#define HSEM_C1MISR_MISF21 HSEM_C1MISR_MISF21_Msk
13150#define HSEM_C1MISR_MISF22_Pos (22U)
13151#define HSEM_C1MISR_MISF22_Msk (0x1UL << HSEM_C1MISR_MISF22_Pos)
13152#define HSEM_C1MISR_MISF22 HSEM_C1MISR_MISF22_Msk
13153#define HSEM_C1MISR_MISF23_Pos (23U)
13154#define HSEM_C1MISR_MISF23_Msk (0x1UL << HSEM_C1MISR_MISF23_Pos)
13155#define HSEM_C1MISR_MISF23 HSEM_C1MISR_MISF23_Msk
13156#define HSEM_C1MISR_MISF24_Pos (24U)
13157#define HSEM_C1MISR_MISF24_Msk (0x1UL << HSEM_C1MISR_MISF24_Pos)
13158#define HSEM_C1MISR_MISF24 HSEM_C1MISR_MISF24_Msk
13159#define HSEM_C1MISR_MISF25_Pos (25U)
13160#define HSEM_C1MISR_MISF25_Msk (0x1UL << HSEM_C1MISR_MISF25_Pos)
13161#define HSEM_C1MISR_MISF25 HSEM_C1MISR_MISF25_Msk
13162#define HSEM_C1MISR_MISF26_Pos (26U)
13163#define HSEM_C1MISR_MISF26_Msk (0x1UL << HSEM_C1MISR_MISF26_Pos)
13164#define HSEM_C1MISR_MISF26 HSEM_C1MISR_MISF26_Msk
13165#define HSEM_C1MISR_MISF27_Pos (27U)
13166#define HSEM_C1MISR_MISF27_Msk (0x1UL << HSEM_C1MISR_MISF27_Pos)
13167#define HSEM_C1MISR_MISF27 HSEM_C1MISR_MISF27_Msk
13168#define HSEM_C1MISR_MISF28_Pos (28U)
13169#define HSEM_C1MISR_MISF28_Msk (0x1UL << HSEM_C1MISR_MISF28_Pos)
13170#define HSEM_C1MISR_MISF28 HSEM_C1MISR_MISF28_Msk
13171#define HSEM_C1MISR_MISF29_Pos (29U)
13172#define HSEM_C1MISR_MISF29_Msk (0x1UL << HSEM_C1MISR_MISF29_Pos)
13173#define HSEM_C1MISR_MISF29 HSEM_C1MISR_MISF29_Msk
13174#define HSEM_C1MISR_MISF30_Pos (30U)
13175#define HSEM_C1MISR_MISF30_Msk (0x1UL << HSEM_C1MISR_MISF30_Pos)
13176#define HSEM_C1MISR_MISF30 HSEM_C1MISR_MISF30_Msk
13177#define HSEM_C1MISR_MISF31_Pos (31U)
13178#define HSEM_C1MISR_MISF31_Msk (0x1UL << HSEM_C1MISR_MISF31_Pos)
13179#define HSEM_C1MISR_MISF31 HSEM_C1MISR_MISF31_Msk
13181/******************** Bit definition for HSEM_CR register *****************/
13182#define HSEM_CR_COREID_Pos (8U)
13183#define HSEM_CR_COREID_Msk (0xFFUL << HSEM_CR_COREID_Pos)
13184#define HSEM_CR_COREID HSEM_CR_COREID_Msk
13185#define HSEM_CR_KEY_Pos (16U)
13186#define HSEM_CR_KEY_Msk (0xFFFFUL << HSEM_CR_KEY_Pos)
13187#define HSEM_CR_KEY HSEM_CR_KEY_Msk
13189/******************** Bit definition for HSEM_KEYR register *****************/
13190#define HSEM_KEYR_KEY_Pos (16U)
13191#define HSEM_KEYR_KEY_Msk (0xFFFFUL << HSEM_KEYR_KEY_Pos)
13192#define HSEM_KEYR_KEY HSEM_KEYR_KEY_Msk
13194/******************************************************************************/
13195/* */
13196/* HASH */
13197/* */
13198/******************************************************************************/
13199/****************** Bits definition for HASH_CR register ********************/
13200#define HASH_CR_INIT_Pos (2U)
13201#define HASH_CR_INIT_Msk (0x1UL << HASH_CR_INIT_Pos)
13202#define HASH_CR_INIT HASH_CR_INIT_Msk
13203#define HASH_CR_DMAE_Pos (3U)
13204#define HASH_CR_DMAE_Msk (0x1UL << HASH_CR_DMAE_Pos)
13205#define HASH_CR_DMAE HASH_CR_DMAE_Msk
13206#define HASH_CR_DATATYPE_Pos (4U)
13207#define HASH_CR_DATATYPE_Msk (0x3UL << HASH_CR_DATATYPE_Pos)
13208#define HASH_CR_DATATYPE HASH_CR_DATATYPE_Msk
13209#define HASH_CR_DATATYPE_0 (0x1UL << HASH_CR_DATATYPE_Pos)
13210#define HASH_CR_DATATYPE_1 (0x2UL << HASH_CR_DATATYPE_Pos)
13211#define HASH_CR_MODE_Pos (6U)
13212#define HASH_CR_MODE_Msk (0x1UL << HASH_CR_MODE_Pos)
13213#define HASH_CR_MODE HASH_CR_MODE_Msk
13214#define HASH_CR_ALGO_Pos (7U)
13215#define HASH_CR_ALGO_Msk (0x801UL << HASH_CR_ALGO_Pos)
13216#define HASH_CR_ALGO HASH_CR_ALGO_Msk
13217#define HASH_CR_ALGO_0 (0x001UL << HASH_CR_ALGO_Pos)
13218#define HASH_CR_ALGO_1 (0x800UL << HASH_CR_ALGO_Pos)
13219#define HASH_CR_NBW_Pos (8U)
13220#define HASH_CR_NBW_Msk (0xFUL << HASH_CR_NBW_Pos)
13221#define HASH_CR_NBW HASH_CR_NBW_Msk
13222#define HASH_CR_NBW_0 (0x1UL << HASH_CR_NBW_Pos)
13223#define HASH_CR_NBW_1 (0x2UL << HASH_CR_NBW_Pos)
13224#define HASH_CR_NBW_2 (0x4UL << HASH_CR_NBW_Pos)
13225#define HASH_CR_NBW_3 (0x8UL << HASH_CR_NBW_Pos)
13226#define HASH_CR_DINNE_Pos (12U)
13227#define HASH_CR_DINNE_Msk (0x1UL << HASH_CR_DINNE_Pos)
13228#define HASH_CR_DINNE HASH_CR_DINNE_Msk
13229#define HASH_CR_MDMAT_Pos (13U)
13230#define HASH_CR_MDMAT_Msk (0x1UL << HASH_CR_MDMAT_Pos)
13231#define HASH_CR_MDMAT HASH_CR_MDMAT_Msk
13232#define HASH_CR_LKEY_Pos (16U)
13233#define HASH_CR_LKEY_Msk (0x1UL << HASH_CR_LKEY_Pos)
13234#define HASH_CR_LKEY HASH_CR_LKEY_Msk
13235
13236/****************** Bits definition for HASH_STR register *******************/
13237#define HASH_STR_NBLW_Pos (0U)
13238#define HASH_STR_NBLW_Msk (0x1FUL << HASH_STR_NBLW_Pos)
13239#define HASH_STR_NBLW HASH_STR_NBLW_Msk
13240#define HASH_STR_NBLW_0 (0x01UL << HASH_STR_NBLW_Pos)
13241#define HASH_STR_NBLW_1 (0x02UL << HASH_STR_NBLW_Pos)
13242#define HASH_STR_NBLW_2 (0x04UL << HASH_STR_NBLW_Pos)
13243#define HASH_STR_NBLW_3 (0x08UL << HASH_STR_NBLW_Pos)
13244#define HASH_STR_NBLW_4 (0x10UL << HASH_STR_NBLW_Pos)
13245#define HASH_STR_DCAL_Pos (8U)
13246#define HASH_STR_DCAL_Msk (0x1UL << HASH_STR_DCAL_Pos)
13247#define HASH_STR_DCAL HASH_STR_DCAL_Msk
13248
13249/****************** Bits definition for HASH_IMR register *******************/
13250#define HASH_IMR_DINIE_Pos (0U)
13251#define HASH_IMR_DINIE_Msk (0x1UL << HASH_IMR_DINIE_Pos)
13252#define HASH_IMR_DINIE HASH_IMR_DINIE_Msk
13253#define HASH_IMR_DCIE_Pos (1U)
13254#define HASH_IMR_DCIE_Msk (0x1UL << HASH_IMR_DCIE_Pos)
13255#define HASH_IMR_DCIE HASH_IMR_DCIE_Msk
13256
13257/****************** Bits definition for HASH_SR register ********************/
13258#define HASH_SR_DINIS_Pos (0U)
13259#define HASH_SR_DINIS_Msk (0x1UL << HASH_SR_DINIS_Pos)
13260#define HASH_SR_DINIS HASH_SR_DINIS_Msk
13261#define HASH_SR_DCIS_Pos (1U)
13262#define HASH_SR_DCIS_Msk (0x1UL << HASH_SR_DCIS_Pos)
13263#define HASH_SR_DCIS HASH_SR_DCIS_Msk
13264#define HASH_SR_DMAS_Pos (2U)
13265#define HASH_SR_DMAS_Msk (0x1UL << HASH_SR_DMAS_Pos)
13266#define HASH_SR_DMAS HASH_SR_DMAS_Msk
13267#define HASH_SR_BUSY_Pos (3U)
13268#define HASH_SR_BUSY_Msk (0x1UL << HASH_SR_BUSY_Pos)
13269#define HASH_SR_BUSY HASH_SR_BUSY_Msk
13270/******************************************************************************/
13271/* */
13272/* Inter-integrated Circuit Interface (I2C) */
13273/* */
13274/******************************************************************************/
13275/******************* Bit definition for I2C_CR1 register *******************/
13276#define I2C_CR1_PE_Pos (0U)
13277#define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)
13278#define I2C_CR1_PE I2C_CR1_PE_Msk
13279#define I2C_CR1_TXIE_Pos (1U)
13280#define I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)
13281#define I2C_CR1_TXIE I2C_CR1_TXIE_Msk
13282#define I2C_CR1_RXIE_Pos (2U)
13283#define I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)
13284#define I2C_CR1_RXIE I2C_CR1_RXIE_Msk
13285#define I2C_CR1_ADDRIE_Pos (3U)
13286#define I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)
13287#define I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk
13288#define I2C_CR1_NACKIE_Pos (4U)
13289#define I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)
13290#define I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk
13291#define I2C_CR1_STOPIE_Pos (5U)
13292#define I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)
13293#define I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk
13294#define I2C_CR1_TCIE_Pos (6U)
13295#define I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)
13296#define I2C_CR1_TCIE I2C_CR1_TCIE_Msk
13297#define I2C_CR1_ERRIE_Pos (7U)
13298#define I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)
13299#define I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk
13300#define I2C_CR1_DNF_Pos (8U)
13301#define I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)
13302#define I2C_CR1_DNF I2C_CR1_DNF_Msk
13303#define I2C_CR1_ANFOFF_Pos (12U)
13304#define I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)
13305#define I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk
13306#define I2C_CR1_TXDMAEN_Pos (14U)
13307#define I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)
13308#define I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk
13309#define I2C_CR1_RXDMAEN_Pos (15U)
13310#define I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)
13311#define I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk
13312#define I2C_CR1_SBC_Pos (16U)
13313#define I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)
13314#define I2C_CR1_SBC I2C_CR1_SBC_Msk
13315#define I2C_CR1_NOSTRETCH_Pos (17U)
13316#define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)
13317#define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk
13318#define I2C_CR1_WUPEN_Pos (18U)
13319#define I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos)
13320#define I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk
13321#define I2C_CR1_GCEN_Pos (19U)
13322#define I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)
13323#define I2C_CR1_GCEN I2C_CR1_GCEN_Msk
13324#define I2C_CR1_SMBHEN_Pos (20U)
13325#define I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)
13326#define I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk
13327#define I2C_CR1_SMBDEN_Pos (21U)
13328#define I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)
13329#define I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk
13330#define I2C_CR1_ALERTEN_Pos (22U)
13331#define I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)
13332#define I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk
13333#define I2C_CR1_PECEN_Pos (23U)
13334#define I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)
13335#define I2C_CR1_PECEN I2C_CR1_PECEN_Msk
13337/****************** Bit definition for I2C_CR2 register ********************/
13338#define I2C_CR2_SADD_Pos (0U)
13339#define I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)
13340#define I2C_CR2_SADD I2C_CR2_SADD_Msk
13341#define I2C_CR2_RD_WRN_Pos (10U)
13342#define I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)
13343#define I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk
13344#define I2C_CR2_ADD10_Pos (11U)
13345#define I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)
13346#define I2C_CR2_ADD10 I2C_CR2_ADD10_Msk
13347#define I2C_CR2_HEAD10R_Pos (12U)
13348#define I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)
13349#define I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk
13350#define I2C_CR2_START_Pos (13U)
13351#define I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)
13352#define I2C_CR2_START I2C_CR2_START_Msk
13353#define I2C_CR2_STOP_Pos (14U)
13354#define I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)
13355#define I2C_CR2_STOP I2C_CR2_STOP_Msk
13356#define I2C_CR2_NACK_Pos (15U)
13357#define I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)
13358#define I2C_CR2_NACK I2C_CR2_NACK_Msk
13359#define I2C_CR2_NBYTES_Pos (16U)
13360#define I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)
13361#define I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk
13362#define I2C_CR2_RELOAD_Pos (24U)
13363#define I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)
13364#define I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk
13365#define I2C_CR2_AUTOEND_Pos (25U)
13366#define I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)
13367#define I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk
13368#define I2C_CR2_PECBYTE_Pos (26U)
13369#define I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)
13370#define I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk
13372/******************* Bit definition for I2C_OAR1 register ******************/
13373#define I2C_OAR1_OA1_Pos (0U)
13374#define I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)
13375#define I2C_OAR1_OA1 I2C_OAR1_OA1_Msk
13376#define I2C_OAR1_OA1MODE_Pos (10U)
13377#define I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)
13378#define I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk
13379#define I2C_OAR1_OA1EN_Pos (15U)
13380#define I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)
13381#define I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk
13383/******************* Bit definition for I2C_OAR2 register ******************/
13384#define I2C_OAR2_OA2_Pos (1U)
13385#define I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)
13386#define I2C_OAR2_OA2 I2C_OAR2_OA2_Msk
13387#define I2C_OAR2_OA2MSK_Pos (8U)
13388#define I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)
13389#define I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk
13390#define I2C_OAR2_OA2NOMASK 0x00000000UL
13391#define I2C_OAR2_OA2MASK01_Pos (8U)
13392#define I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)
13393#define I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk
13394#define I2C_OAR2_OA2MASK02_Pos (9U)
13395#define I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)
13396#define I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk
13397#define I2C_OAR2_OA2MASK03_Pos (8U)
13398#define I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)
13399#define I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk
13400#define I2C_OAR2_OA2MASK04_Pos (10U)
13401#define I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)
13402#define I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk
13403#define I2C_OAR2_OA2MASK05_Pos (8U)
13404#define I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)
13405#define I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk
13406#define I2C_OAR2_OA2MASK06_Pos (9U)
13407#define I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)
13408#define I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk
13409#define I2C_OAR2_OA2MASK07_Pos (8U)
13410#define I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)
13411#define I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk
13412#define I2C_OAR2_OA2EN_Pos (15U)
13413#define I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)
13414#define I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk
13416/******************* Bit definition for I2C_TIMINGR register *******************/
13417#define I2C_TIMINGR_SCLL_Pos (0U)
13418#define I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)
13419#define I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk
13420#define I2C_TIMINGR_SCLH_Pos (8U)
13421#define I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)
13422#define I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk
13423#define I2C_TIMINGR_SDADEL_Pos (16U)
13424#define I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)
13425#define I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk
13426#define I2C_TIMINGR_SCLDEL_Pos (20U)
13427#define I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)
13428#define I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk
13429#define I2C_TIMINGR_PRESC_Pos (28U)
13430#define I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)
13431#define I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk
13433/******************* Bit definition for I2C_TIMEOUTR register *******************/
13434#define I2C_TIMEOUTR_TIMEOUTA_Pos (0U)
13435#define I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)
13436#define I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk
13437#define I2C_TIMEOUTR_TIDLE_Pos (12U)
13438#define I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)
13439#define I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk
13440#define I2C_TIMEOUTR_TIMOUTEN_Pos (15U)
13441#define I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)
13442#define I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk
13443#define I2C_TIMEOUTR_TIMEOUTB_Pos (16U)
13444#define I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)
13445#define I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk
13446#define I2C_TIMEOUTR_TEXTEN_Pos (31U)
13447#define I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)
13448#define I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk
13450/****************** Bit definition for I2C_ISR register *********************/
13451#define I2C_ISR_TXE_Pos (0U)
13452#define I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)
13453#define I2C_ISR_TXE I2C_ISR_TXE_Msk
13454#define I2C_ISR_TXIS_Pos (1U)
13455#define I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)
13456#define I2C_ISR_TXIS I2C_ISR_TXIS_Msk
13457#define I2C_ISR_RXNE_Pos (2U)
13458#define I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)
13459#define I2C_ISR_RXNE I2C_ISR_RXNE_Msk
13460#define I2C_ISR_ADDR_Pos (3U)
13461#define I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)
13462#define I2C_ISR_ADDR I2C_ISR_ADDR_Msk
13463#define I2C_ISR_NACKF_Pos (4U)
13464#define I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)
13465#define I2C_ISR_NACKF I2C_ISR_NACKF_Msk
13466#define I2C_ISR_STOPF_Pos (5U)
13467#define I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)
13468#define I2C_ISR_STOPF I2C_ISR_STOPF_Msk
13469#define I2C_ISR_TC_Pos (6U)
13470#define I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)
13471#define I2C_ISR_TC I2C_ISR_TC_Msk
13472#define I2C_ISR_TCR_Pos (7U)
13473#define I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)
13474#define I2C_ISR_TCR I2C_ISR_TCR_Msk
13475#define I2C_ISR_BERR_Pos (8U)
13476#define I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)
13477#define I2C_ISR_BERR I2C_ISR_BERR_Msk
13478#define I2C_ISR_ARLO_Pos (9U)
13479#define I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)
13480#define I2C_ISR_ARLO I2C_ISR_ARLO_Msk
13481#define I2C_ISR_OVR_Pos (10U)
13482#define I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)
13483#define I2C_ISR_OVR I2C_ISR_OVR_Msk
13484#define I2C_ISR_PECERR_Pos (11U)
13485#define I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)
13486#define I2C_ISR_PECERR I2C_ISR_PECERR_Msk
13487#define I2C_ISR_TIMEOUT_Pos (12U)
13488#define I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)
13489#define I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk
13490#define I2C_ISR_ALERT_Pos (13U)
13491#define I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)
13492#define I2C_ISR_ALERT I2C_ISR_ALERT_Msk
13493#define I2C_ISR_BUSY_Pos (15U)
13494#define I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)
13495#define I2C_ISR_BUSY I2C_ISR_BUSY_Msk
13496#define I2C_ISR_DIR_Pos (16U)
13497#define I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)
13498#define I2C_ISR_DIR I2C_ISR_DIR_Msk
13499#define I2C_ISR_ADDCODE_Pos (17U)
13500#define I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)
13501#define I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk
13503/****************** Bit definition for I2C_ICR register *********************/
13504#define I2C_ICR_ADDRCF_Pos (3U)
13505#define I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)
13506#define I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk
13507#define I2C_ICR_NACKCF_Pos (4U)
13508#define I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)
13509#define I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk
13510#define I2C_ICR_STOPCF_Pos (5U)
13511#define I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)
13512#define I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk
13513#define I2C_ICR_BERRCF_Pos (8U)
13514#define I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)
13515#define I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk
13516#define I2C_ICR_ARLOCF_Pos (9U)
13517#define I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)
13518#define I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk
13519#define I2C_ICR_OVRCF_Pos (10U)
13520#define I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)
13521#define I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk
13522#define I2C_ICR_PECCF_Pos (11U)
13523#define I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)
13524#define I2C_ICR_PECCF I2C_ICR_PECCF_Msk
13525#define I2C_ICR_TIMOUTCF_Pos (12U)
13526#define I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)
13527#define I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk
13528#define I2C_ICR_ALERTCF_Pos (13U)
13529#define I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)
13530#define I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk
13532/****************** Bit definition for I2C_PECR register *********************/
13533#define I2C_PECR_PEC_Pos (0U)
13534#define I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)
13535#define I2C_PECR_PEC I2C_PECR_PEC_Msk
13537/****************** Bit definition for I2C_RXDR register *********************/
13538#define I2C_RXDR_RXDATA_Pos (0U)
13539#define I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)
13540#define I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk
13542/****************** Bit definition for I2C_TXDR register *********************/
13543#define I2C_TXDR_TXDATA_Pos (0U)
13544#define I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)
13545#define I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk
13547/******************************************************************************/
13548/* */
13549/* Independent WATCHDOG */
13550/* */
13551/******************************************************************************/
13552/******************* Bit definition for IWDG_KR register ********************/
13553#define IWDG_KR_KEY_Pos (0U)
13554#define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)
13555#define IWDG_KR_KEY IWDG_KR_KEY_Msk
13557/******************* Bit definition for IWDG_PR register ********************/
13558#define IWDG_PR_PR_Pos (0U)
13559#define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)
13560#define IWDG_PR_PR IWDG_PR_PR_Msk
13561#define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)
13562#define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)
13563#define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)
13565/******************* Bit definition for IWDG_RLR register *******************/
13566#define IWDG_RLR_RL_Pos (0U)
13567#define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)
13568#define IWDG_RLR_RL IWDG_RLR_RL_Msk
13570/******************* Bit definition for IWDG_SR register ********************/
13571#define IWDG_SR_PVU_Pos (0U)
13572#define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)
13573#define IWDG_SR_PVU IWDG_SR_PVU_Msk
13574#define IWDG_SR_RVU_Pos (1U)
13575#define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)
13576#define IWDG_SR_RVU IWDG_SR_RVU_Msk
13577#define IWDG_SR_WVU_Pos (2U)
13578#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)
13579#define IWDG_SR_WVU IWDG_SR_WVU_Msk
13581/******************* Bit definition for IWDG_KR register ********************/
13582#define IWDG_WINR_WIN_Pos (0U)
13583#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)
13584#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk
13586/******************************************************************************/
13587/* */
13588/* LCD-TFT Display Controller (LTDC) */
13589/* */
13590/******************************************************************************/
13591
13592/******************** Bit definition for LTDC_SSCR register *****************/
13593
13594#define LTDC_SSCR_VSH_Pos (0U)
13595#define LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos)
13596#define LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk
13597#define LTDC_SSCR_HSW_Pos (16U)
13598#define LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos)
13599#define LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk
13601/******************** Bit definition for LTDC_BPCR register *****************/
13602
13603#define LTDC_BPCR_AVBP_Pos (0U)
13604#define LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos)
13605#define LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk
13606#define LTDC_BPCR_AHBP_Pos (16U)
13607#define LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos)
13608#define LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk
13610/******************** Bit definition for LTDC_AWCR register *****************/
13611
13612#define LTDC_AWCR_AAH_Pos (0U)
13613#define LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos)
13614#define LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk
13615#define LTDC_AWCR_AAW_Pos (16U)
13616#define LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos)
13617#define LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk
13619/******************** Bit definition for LTDC_TWCR register *****************/
13620
13621#define LTDC_TWCR_TOTALH_Pos (0U)
13622#define LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos)
13623#define LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk
13624#define LTDC_TWCR_TOTALW_Pos (16U)
13625#define LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos)
13626#define LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk
13628/******************** Bit definition for LTDC_GCR register ******************/
13629
13630#define LTDC_GCR_LTDCEN_Pos (0U)
13631#define LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos)
13632#define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk
13633#define LTDC_GCR_DBW_Pos (4U)
13634#define LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos)
13635#define LTDC_GCR_DBW LTDC_GCR_DBW_Msk
13636#define LTDC_GCR_DGW_Pos (8U)
13637#define LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos)
13638#define LTDC_GCR_DGW LTDC_GCR_DGW_Msk
13639#define LTDC_GCR_DRW_Pos (12U)
13640#define LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos)
13641#define LTDC_GCR_DRW LTDC_GCR_DRW_Msk
13642#define LTDC_GCR_DEN_Pos (16U)
13643#define LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos)
13644#define LTDC_GCR_DEN LTDC_GCR_DEN_Msk
13645#define LTDC_GCR_PCPOL_Pos (28U)
13646#define LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos)
13647#define LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk
13648#define LTDC_GCR_DEPOL_Pos (29U)
13649#define LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos)
13650#define LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk
13651#define LTDC_GCR_VSPOL_Pos (30U)
13652#define LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos)
13653#define LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk
13654#define LTDC_GCR_HSPOL_Pos (31U)
13655#define LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos)
13656#define LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk
13659/******************** Bit definition for LTDC_SRCR register *****************/
13660
13661#define LTDC_SRCR_IMR_Pos (0U)
13662#define LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos)
13663#define LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk
13664#define LTDC_SRCR_VBR_Pos (1U)
13665#define LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos)
13666#define LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk
13668/******************** Bit definition for LTDC_BCCR register *****************/
13669
13670#define LTDC_BCCR_BCBLUE_Pos (0U)
13671#define LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos)
13672#define LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk
13673#define LTDC_BCCR_BCGREEN_Pos (8U)
13674#define LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos)
13675#define LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk
13676#define LTDC_BCCR_BCRED_Pos (16U)
13677#define LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos)
13678#define LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk
13680/******************** Bit definition for LTDC_IER register ******************/
13681
13682#define LTDC_IER_LIE_Pos (0U)
13683#define LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos)
13684#define LTDC_IER_LIE LTDC_IER_LIE_Msk
13685#define LTDC_IER_FUIE_Pos (1U)
13686#define LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos)
13687#define LTDC_IER_FUIE LTDC_IER_FUIE_Msk
13688#define LTDC_IER_TERRIE_Pos (2U)
13689#define LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos)
13690#define LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk
13691#define LTDC_IER_RRIE_Pos (3U)
13692#define LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos)
13693#define LTDC_IER_RRIE LTDC_IER_RRIE_Msk
13695/******************** Bit definition for LTDC_ISR register ******************/
13696
13697#define LTDC_ISR_LIF_Pos (0U)
13698#define LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos)
13699#define LTDC_ISR_LIF LTDC_ISR_LIF_Msk
13700#define LTDC_ISR_FUIF_Pos (1U)
13701#define LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos)
13702#define LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk
13703#define LTDC_ISR_TERRIF_Pos (2U)
13704#define LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos)
13705#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk
13706#define LTDC_ISR_RRIF_Pos (3U)
13707#define LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos)
13708#define LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk
13710/******************** Bit definition for LTDC_ICR register ******************/
13711
13712#define LTDC_ICR_CLIF_Pos (0U)
13713#define LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos)
13714#define LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk
13715#define LTDC_ICR_CFUIF_Pos (1U)
13716#define LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos)
13717#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk
13718#define LTDC_ICR_CTERRIF_Pos (2U)
13719#define LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos)
13720#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk
13721#define LTDC_ICR_CRRIF_Pos (3U)
13722#define LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos)
13723#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk
13725/******************** Bit definition for LTDC_LIPCR register ****************/
13726
13727#define LTDC_LIPCR_LIPOS_Pos (0U)
13728#define LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)
13729#define LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk
13731/******************** Bit definition for LTDC_CPSR register *****************/
13732
13733#define LTDC_CPSR_CYPOS_Pos (0U)
13734#define LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)
13735#define LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk
13736#define LTDC_CPSR_CXPOS_Pos (16U)
13737#define LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)
13738#define LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk
13740/******************** Bit definition for LTDC_CDSR register *****************/
13741
13742#define LTDC_CDSR_VDES_Pos (0U)
13743#define LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos)
13744#define LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk
13745#define LTDC_CDSR_HDES_Pos (1U)
13746#define LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos)
13747#define LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk
13748#define LTDC_CDSR_VSYNCS_Pos (2U)
13749#define LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos)
13750#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk
13751#define LTDC_CDSR_HSYNCS_Pos (3U)
13752#define LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos)
13753#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk
13755/******************** Bit definition for LTDC_LxCR register *****************/
13756
13757#define LTDC_LxCR_LEN_Pos (0U)
13758#define LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos)
13759#define LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk
13760#define LTDC_LxCR_COLKEN_Pos (1U)
13761#define LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos)
13762#define LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk
13763#define LTDC_LxCR_CLUTEN_Pos (4U)
13764#define LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos)
13765#define LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk
13767/******************** Bit definition for LTDC_LxWHPCR register **************/
13768
13769#define LTDC_LxWHPCR_WHSTPOS_Pos (0U)
13770#define LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)
13771#define LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk
13772#define LTDC_LxWHPCR_WHSPPOS_Pos (16U)
13773#define LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)
13774#define LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk
13776/******************** Bit definition for LTDC_LxWVPCR register **************/
13777
13778#define LTDC_LxWVPCR_WVSTPOS_Pos (0U)
13779#define LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)
13780#define LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk
13781#define LTDC_LxWVPCR_WVSPPOS_Pos (16U)
13782#define LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)
13783#define LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk
13785/******************** Bit definition for LTDC_LxCKCR register ***************/
13786
13787#define LTDC_LxCKCR_CKBLUE_Pos (0U)
13788#define LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)
13789#define LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk
13790#define LTDC_LxCKCR_CKGREEN_Pos (8U)
13791#define LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)
13792#define LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk
13793#define LTDC_LxCKCR_CKRED_Pos (16U)
13794#define LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos)
13795#define LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk
13797/******************** Bit definition for LTDC_LxPFCR register ***************/
13798
13799#define LTDC_LxPFCR_PF_Pos (0U)
13800#define LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos)
13801#define LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk
13803/******************** Bit definition for LTDC_LxCACR register ***************/
13804
13805#define LTDC_LxCACR_CONSTA_Pos (0U)
13806#define LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos)
13807#define LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk
13809/******************** Bit definition for LTDC_LxDCCR register ***************/
13810
13811#define LTDC_LxDCCR_DCBLUE_Pos (0U)
13812#define LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)
13813#define LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk
13814#define LTDC_LxDCCR_DCGREEN_Pos (8U)
13815#define LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)
13816#define LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk
13817#define LTDC_LxDCCR_DCRED_Pos (16U)
13818#define LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos)
13819#define LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk
13820#define LTDC_LxDCCR_DCALPHA_Pos (24U)
13821#define LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)
13822#define LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk
13824/******************** Bit definition for LTDC_LxBFCR register ***************/
13825
13826#define LTDC_LxBFCR_BF2_Pos (0U)
13827#define LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos)
13828#define LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk
13829#define LTDC_LxBFCR_BF1_Pos (8U)
13830#define LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos)
13831#define LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk
13833/******************** Bit definition for LTDC_LxCFBAR register **************/
13834
13835#define LTDC_LxCFBAR_CFBADD_Pos (0U)
13836#define LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)
13837#define LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk
13839/******************** Bit definition for LTDC_LxCFBLR register **************/
13840
13841#define LTDC_LxCFBLR_CFBLL_Pos (0U)
13842#define LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)
13843#define LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk
13844#define LTDC_LxCFBLR_CFBP_Pos (16U)
13845#define LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)
13846#define LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk
13848/******************** Bit definition for LTDC_LxCFBLNR register *************/
13849
13850#define LTDC_LxCFBLNR_CFBLNBR_Pos (0U)
13851#define LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)
13852#define LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk
13854/******************** Bit definition for LTDC_LxCLUTWR register *************/
13855
13856#define LTDC_LxCLUTWR_BLUE_Pos (0U)
13857#define LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)
13858#define LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk
13859#define LTDC_LxCLUTWR_GREEN_Pos (8U)
13860#define LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)
13861#define LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk
13862#define LTDC_LxCLUTWR_RED_Pos (16U)
13863#define LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos)
13864#define LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk
13865#define LTDC_LxCLUTWR_CLUTADD_Pos (24U)
13866#define LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)
13867#define LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk
13869/******************************************************************************/
13870/* */
13871/* MDMA */
13872/* */
13873/******************************************************************************/
13874/******************** Bit definition for MDMA_GISR0 register ****************/
13875#define MDMA_GISR0_GIF0_Pos (0U)
13876#define MDMA_GISR0_GIF0_Msk (0x1UL << MDMA_GISR0_GIF0_Pos)
13877#define MDMA_GISR0_GIF0 MDMA_GISR0_GIF0_Msk
13878#define MDMA_GISR0_GIF1_Pos (1U)
13879#define MDMA_GISR0_GIF1_Msk (0x1UL << MDMA_GISR0_GIF1_Pos)
13880#define MDMA_GISR0_GIF1 MDMA_GISR0_GIF1_Msk
13881#define MDMA_GISR0_GIF2_Pos (2U)
13882#define MDMA_GISR0_GIF2_Msk (0x1UL << MDMA_GISR0_GIF2_Pos)
13883#define MDMA_GISR0_GIF2 MDMA_GISR0_GIF2_Msk
13884#define MDMA_GISR0_GIF3_Pos (3U)
13885#define MDMA_GISR0_GIF3_Msk (0x1UL << MDMA_GISR0_GIF3_Pos)
13886#define MDMA_GISR0_GIF3 MDMA_GISR0_GIF3_Msk
13887#define MDMA_GISR0_GIF4_Pos (4U)
13888#define MDMA_GISR0_GIF4_Msk (0x1UL << MDMA_GISR0_GIF4_Pos)
13889#define MDMA_GISR0_GIF4 MDMA_GISR0_GIF4_Msk
13890#define MDMA_GISR0_GIF5_Pos (5U)
13891#define MDMA_GISR0_GIF5_Msk (0x1UL << MDMA_GISR0_GIF5_Pos)
13892#define MDMA_GISR0_GIF5 MDMA_GISR0_GIF5_Msk
13893#define MDMA_GISR0_GIF6_Pos (6U)
13894#define MDMA_GISR0_GIF6_Msk (0x1UL << MDMA_GISR0_GIF6_Pos)
13895#define MDMA_GISR0_GIF6 MDMA_GISR0_GIF6_Msk
13896#define MDMA_GISR0_GIF7_Pos (7U)
13897#define MDMA_GISR0_GIF7_Msk (0x1UL << MDMA_GISR0_GIF7_Pos)
13898#define MDMA_GISR0_GIF7 MDMA_GISR0_GIF7_Msk
13899#define MDMA_GISR0_GIF8_Pos (8U)
13900#define MDMA_GISR0_GIF8_Msk (0x1UL << MDMA_GISR0_GIF8_Pos)
13901#define MDMA_GISR0_GIF8 MDMA_GISR0_GIF8_Msk
13902#define MDMA_GISR0_GIF9_Pos (9U)
13903#define MDMA_GISR0_GIF9_Msk (0x1UL << MDMA_GISR0_GIF9_Pos)
13904#define MDMA_GISR0_GIF9 MDMA_GISR0_GIF9_Msk
13905#define MDMA_GISR0_GIF10_Pos (10U)
13906#define MDMA_GISR0_GIF10_Msk (0x1UL << MDMA_GISR0_GIF10_Pos)
13907#define MDMA_GISR0_GIF10 MDMA_GISR0_GIF10_Msk
13908#define MDMA_GISR0_GIF11_Pos (11U)
13909#define MDMA_GISR0_GIF11_Msk (0x1UL << MDMA_GISR0_GIF11_Pos)
13910#define MDMA_GISR0_GIF11 MDMA_GISR0_GIF11_Msk
13911#define MDMA_GISR0_GIF12_Pos (12U)
13912#define MDMA_GISR0_GIF12_Msk (0x1UL << MDMA_GISR0_GIF12_Pos)
13913#define MDMA_GISR0_GIF12 MDMA_GISR0_GIF12_Msk
13914#define MDMA_GISR0_GIF13_Pos (13U)
13915#define MDMA_GISR0_GIF13_Msk (0x1UL << MDMA_GISR0_GIF13_Pos)
13916#define MDMA_GISR0_GIF13 MDMA_GISR0_GIF13_Msk
13917#define MDMA_GISR0_GIF14_Pos (14U)
13918#define MDMA_GISR0_GIF14_Msk (0x1UL << MDMA_GISR0_GIF14_Pos)
13919#define MDMA_GISR0_GIF14 MDMA_GISR0_GIF14_Msk
13920#define MDMA_GISR0_GIF15_Pos (15U)
13921#define MDMA_GISR0_GIF15_Msk (0x1UL << MDMA_GISR0_GIF15_Pos)
13922#define MDMA_GISR0_GIF15 MDMA_GISR0_GIF15_Msk
13924/******************** Bit definition for MDMA_CxISR register ****************/
13925#define MDMA_CISR_TEIF_Pos (0U)
13926#define MDMA_CISR_TEIF_Msk (0x1UL << MDMA_CISR_TEIF_Pos)
13927#define MDMA_CISR_TEIF MDMA_CISR_TEIF_Msk
13928#define MDMA_CISR_CTCIF_Pos (1U)
13929#define MDMA_CISR_CTCIF_Msk (0x1UL << MDMA_CISR_CTCIF_Pos)
13930#define MDMA_CISR_CTCIF MDMA_CISR_CTCIF_Msk
13931#define MDMA_CISR_BRTIF_Pos (2U)
13932#define MDMA_CISR_BRTIF_Msk (0x1UL << MDMA_CISR_BRTIF_Pos)
13933#define MDMA_CISR_BRTIF MDMA_CISR_BRTIF_Msk
13934#define MDMA_CISR_BTIF_Pos (3U)
13935#define MDMA_CISR_BTIF_Msk (0x1UL << MDMA_CISR_BTIF_Pos)
13936#define MDMA_CISR_BTIF MDMA_CISR_BTIF_Msk
13937#define MDMA_CISR_TCIF_Pos (4U)
13938#define MDMA_CISR_TCIF_Msk (0x1UL << MDMA_CISR_TCIF_Pos)
13939#define MDMA_CISR_TCIF MDMA_CISR_TCIF_Msk
13940#define MDMA_CISR_CRQA_Pos (16U)
13941#define MDMA_CISR_CRQA_Msk (0x1UL << MDMA_CISR_CRQA_Pos)
13942#define MDMA_CISR_CRQA MDMA_CISR_CRQA_Msk
13944/******************** Bit definition for MDMA_CxIFCR register ****************/
13945#define MDMA_CIFCR_CTEIF_Pos (0U)
13946#define MDMA_CIFCR_CTEIF_Msk (0x1UL << MDMA_CIFCR_CTEIF_Pos)
13947#define MDMA_CIFCR_CTEIF MDMA_CIFCR_CTEIF_Msk
13948#define MDMA_CIFCR_CCTCIF_Pos (1U)
13949#define MDMA_CIFCR_CCTCIF_Msk (0x1UL << MDMA_CIFCR_CCTCIF_Pos)
13950#define MDMA_CIFCR_CCTCIF MDMA_CIFCR_CCTCIF_Msk
13951#define MDMA_CIFCR_CBRTIF_Pos (2U)
13952#define MDMA_CIFCR_CBRTIF_Msk (0x1UL << MDMA_CIFCR_CBRTIF_Pos)
13953#define MDMA_CIFCR_CBRTIF MDMA_CIFCR_CBRTIF_Msk
13954#define MDMA_CIFCR_CBTIF_Pos (3U)
13955#define MDMA_CIFCR_CBTIF_Msk (0x1UL << MDMA_CIFCR_CBTIF_Pos)
13956#define MDMA_CIFCR_CBTIF MDMA_CIFCR_CBTIF_Msk
13957#define MDMA_CIFCR_CLTCIF_Pos (4U)
13958#define MDMA_CIFCR_CLTCIF_Msk (0x1UL << MDMA_CIFCR_CLTCIF_Pos)
13959#define MDMA_CIFCR_CLTCIF MDMA_CIFCR_CLTCIF_Msk
13961/******************** Bit definition for MDMA_CxESR register ****************/
13962#define MDMA_CESR_TEA_Pos (0U)
13963#define MDMA_CESR_TEA_Msk (0x7FUL << MDMA_CESR_TEA_Pos)
13964#define MDMA_CESR_TEA MDMA_CESR_TEA_Msk
13965#define MDMA_CESR_TED_Pos (7U)
13966#define MDMA_CESR_TED_Msk (0x1UL << MDMA_CESR_TED_Pos)
13967#define MDMA_CESR_TED MDMA_CESR_TED_Msk
13968#define MDMA_CESR_TELD_Pos (8U)
13969#define MDMA_CESR_TELD_Msk (0x1UL << MDMA_CESR_TELD_Pos)
13970#define MDMA_CESR_TELD MDMA_CESR_TELD_Msk
13971#define MDMA_CESR_TEMD_Pos (9U)
13972#define MDMA_CESR_TEMD_Msk (0x1UL << MDMA_CESR_TEMD_Pos)
13973#define MDMA_CESR_TEMD MDMA_CESR_TEMD_Msk
13974#define MDMA_CESR_ASE_Pos (10U)
13975#define MDMA_CESR_ASE_Msk (0x1UL << MDMA_CESR_ASE_Pos)
13976#define MDMA_CESR_ASE MDMA_CESR_ASE_Msk
13977#define MDMA_CESR_BSE_Pos (11U)
13978#define MDMA_CESR_BSE_Msk (0x1UL << MDMA_CESR_BSE_Pos)
13979#define MDMA_CESR_BSE MDMA_CESR_BSE_Msk
13981/******************** Bit definition for MDMA_CxCR register ****************/
13982#define MDMA_CCR_EN_Pos (0U)
13983#define MDMA_CCR_EN_Msk (0x1UL << MDMA_CCR_EN_Pos)
13984#define MDMA_CCR_EN MDMA_CCR_EN_Msk
13985#define MDMA_CCR_TEIE_Pos (1U)
13986#define MDMA_CCR_TEIE_Msk (0x1UL << MDMA_CCR_TEIE_Pos)
13987#define MDMA_CCR_TEIE MDMA_CCR_TEIE_Msk
13988#define MDMA_CCR_CTCIE_Pos (2U)
13989#define MDMA_CCR_CTCIE_Msk (0x1UL << MDMA_CCR_CTCIE_Pos)
13990#define MDMA_CCR_CTCIE MDMA_CCR_CTCIE_Msk
13991#define MDMA_CCR_BRTIE_Pos (3U)
13992#define MDMA_CCR_BRTIE_Msk (0x1UL << MDMA_CCR_BRTIE_Pos)
13993#define MDMA_CCR_BRTIE MDMA_CCR_BRTIE_Msk
13994#define MDMA_CCR_BTIE_Pos (4U)
13995#define MDMA_CCR_BTIE_Msk (0x1UL << MDMA_CCR_BTIE_Pos)
13996#define MDMA_CCR_BTIE MDMA_CCR_BTIE_Msk
13997#define MDMA_CCR_TCIE_Pos (5U)
13998#define MDMA_CCR_TCIE_Msk (0x1UL << MDMA_CCR_TCIE_Pos)
13999#define MDMA_CCR_TCIE MDMA_CCR_TCIE_Msk
14000#define MDMA_CCR_PL_Pos (6U)
14001#define MDMA_CCR_PL_Msk (0x3UL << MDMA_CCR_PL_Pos)
14002#define MDMA_CCR_PL MDMA_CCR_PL_Msk
14003#define MDMA_CCR_PL_0 (0x1UL << MDMA_CCR_PL_Pos)
14004#define MDMA_CCR_PL_1 (0x2UL << MDMA_CCR_PL_Pos)
14005#define MDMA_CCR_BEX_Pos (12U)
14006#define MDMA_CCR_BEX_Msk (0x1UL << MDMA_CCR_BEX_Pos)
14007#define MDMA_CCR_BEX MDMA_CCR_BEX_Msk
14008#define MDMA_CCR_HEX_Pos (13U)
14009#define MDMA_CCR_HEX_Msk (0x1UL << MDMA_CCR_HEX_Pos)
14010#define MDMA_CCR_HEX MDMA_CCR_HEX_Msk
14011#define MDMA_CCR_WEX_Pos (14U)
14012#define MDMA_CCR_WEX_Msk (0x1UL << MDMA_CCR_WEX_Pos)
14013#define MDMA_CCR_WEX MDMA_CCR_WEX_Msk
14014#define MDMA_CCR_SWRQ_Pos (16U)
14015#define MDMA_CCR_SWRQ_Msk (0x1UL << MDMA_CCR_SWRQ_Pos)
14016#define MDMA_CCR_SWRQ MDMA_CCR_SWRQ_Msk
14018/******************** Bit definition for MDMA_CxTCR register ****************/
14019#define MDMA_CTCR_SINC_Pos (0U)
14020#define MDMA_CTCR_SINC_Msk (0x3UL << MDMA_CTCR_SINC_Pos)
14021#define MDMA_CTCR_SINC MDMA_CTCR_SINC_Msk
14022#define MDMA_CTCR_SINC_0 (0x1UL << MDMA_CTCR_SINC_Pos)
14023#define MDMA_CTCR_SINC_1 (0x2UL << MDMA_CTCR_SINC_Pos)
14024#define MDMA_CTCR_DINC_Pos (2U)
14025#define MDMA_CTCR_DINC_Msk (0x3UL << MDMA_CTCR_DINC_Pos)
14026#define MDMA_CTCR_DINC MDMA_CTCR_DINC_Msk
14027#define MDMA_CTCR_DINC_0 (0x1UL << MDMA_CTCR_DINC_Pos)
14028#define MDMA_CTCR_DINC_1 (0x2UL << MDMA_CTCR_DINC_Pos)
14029#define MDMA_CTCR_SSIZE_Pos (4U)
14030#define MDMA_CTCR_SSIZE_Msk (0x3UL << MDMA_CTCR_SSIZE_Pos)
14031#define MDMA_CTCR_SSIZE MDMA_CTCR_SSIZE_Msk
14032#define MDMA_CTCR_SSIZE_0 (0x1UL << MDMA_CTCR_SSIZE_Pos)
14033#define MDMA_CTCR_SSIZE_1 (0x2UL << MDMA_CTCR_SSIZE_Pos)
14034#define MDMA_CTCR_DSIZE_Pos (6U)
14035#define MDMA_CTCR_DSIZE_Msk (0x3UL << MDMA_CTCR_DSIZE_Pos)
14036#define MDMA_CTCR_DSIZE MDMA_CTCR_DSIZE_Msk
14037#define MDMA_CTCR_DSIZE_0 (0x1UL << MDMA_CTCR_DSIZE_Pos)
14038#define MDMA_CTCR_DSIZE_1 (0x2UL << MDMA_CTCR_DSIZE_Pos)
14039#define MDMA_CTCR_SINCOS_Pos (8U)
14040#define MDMA_CTCR_SINCOS_Msk (0x3UL << MDMA_CTCR_SINCOS_Pos)
14041#define MDMA_CTCR_SINCOS MDMA_CTCR_SINCOS_Msk
14042#define MDMA_CTCR_SINCOS_0 (0x1UL << MDMA_CTCR_SINCOS_Pos)
14043#define MDMA_CTCR_SINCOS_1 (0x2UL << MDMA_CTCR_SINCOS_Pos)
14044#define MDMA_CTCR_DINCOS_Pos (10U)
14045#define MDMA_CTCR_DINCOS_Msk (0x3UL << MDMA_CTCR_DINCOS_Pos)
14046#define MDMA_CTCR_DINCOS MDMA_CTCR_DINCOS_Msk
14047#define MDMA_CTCR_DINCOS_0 (0x1UL << MDMA_CTCR_DINCOS_Pos)
14048#define MDMA_CTCR_DINCOS_1 (0x2UL << MDMA_CTCR_DINCOS_Pos)
14049#define MDMA_CTCR_SBURST_Pos (12U)
14050#define MDMA_CTCR_SBURST_Msk (0x7UL << MDMA_CTCR_SBURST_Pos)
14051#define MDMA_CTCR_SBURST MDMA_CTCR_SBURST_Msk
14052#define MDMA_CTCR_SBURST_0 (0x1UL << MDMA_CTCR_SBURST_Pos)
14053#define MDMA_CTCR_SBURST_1 (0x2UL << MDMA_CTCR_SBURST_Pos)
14054#define MDMA_CTCR_SBURST_2 (0x4UL << MDMA_CTCR_SBURST_Pos)
14055#define MDMA_CTCR_DBURST_Pos (15U)
14056#define MDMA_CTCR_DBURST_Msk (0x7UL << MDMA_CTCR_DBURST_Pos)
14057#define MDMA_CTCR_DBURST MDMA_CTCR_DBURST_Msk
14058#define MDMA_CTCR_DBURST_0 (0x1UL << MDMA_CTCR_DBURST_Pos)
14059#define MDMA_CTCR_DBURST_1 (0x2UL << MDMA_CTCR_DBURST_Pos)
14060#define MDMA_CTCR_DBURST_2 (0x4UL << MDMA_CTCR_DBURST_Pos)
14061#define MDMA_CTCR_TLEN_Pos (18U)
14062#define MDMA_CTCR_TLEN_Msk (0x7FUL << MDMA_CTCR_TLEN_Pos)
14063#define MDMA_CTCR_TLEN MDMA_CTCR_TLEN_Msk
14064#define MDMA_CTCR_PKE_Pos (25U)
14065#define MDMA_CTCR_PKE_Msk (0x1UL << MDMA_CTCR_PKE_Pos)
14066#define MDMA_CTCR_PKE MDMA_CTCR_PKE_Msk
14067#define MDMA_CTCR_PAM_Pos (26U)
14068#define MDMA_CTCR_PAM_Msk (0x3UL << MDMA_CTCR_PAM_Pos)
14069#define MDMA_CTCR_PAM MDMA_CTCR_PAM_Msk
14070#define MDMA_CTCR_PAM_0 (0x1UL << MDMA_CTCR_PAM_Pos)
14071#define MDMA_CTCR_PAM_1 (0x2UL << MDMA_CTCR_PAM_Pos)
14072#define MDMA_CTCR_TRGM_Pos (28U)
14073#define MDMA_CTCR_TRGM_Msk (0x3UL << MDMA_CTCR_TRGM_Pos)
14074#define MDMA_CTCR_TRGM MDMA_CTCR_TRGM_Msk
14075#define MDMA_CTCR_TRGM_0 (0x1UL << MDMA_CTCR_TRGM_Pos)
14076#define MDMA_CTCR_TRGM_1 (0x2UL << MDMA_CTCR_TRGM_Pos)
14077#define MDMA_CTCR_SWRM_Pos (30U)
14078#define MDMA_CTCR_SWRM_Msk (0x1UL << MDMA_CTCR_SWRM_Pos)
14079#define MDMA_CTCR_SWRM MDMA_CTCR_SWRM_Msk
14080#define MDMA_CTCR_BWM_Pos (31U)
14081#define MDMA_CTCR_BWM_Msk (0x1UL << MDMA_CTCR_BWM_Pos)
14082#define MDMA_CTCR_BWM MDMA_CTCR_BWM_Msk
14084/******************** Bit definition for MDMA_CxBNDTR register ****************/
14085#define MDMA_CBNDTR_BNDT_Pos (0U)
14086#define MDMA_CBNDTR_BNDT_Msk (0x1FFFFUL << MDMA_CBNDTR_BNDT_Pos)
14087#define MDMA_CBNDTR_BNDT MDMA_CBNDTR_BNDT_Msk
14088#define MDMA_CBNDTR_BRSUM_Pos (18U)
14089#define MDMA_CBNDTR_BRSUM_Msk (0x1UL << MDMA_CBNDTR_BRSUM_Pos)
14090#define MDMA_CBNDTR_BRSUM MDMA_CBNDTR_BRSUM_Msk
14091#define MDMA_CBNDTR_BRDUM_Pos (19U)
14092#define MDMA_CBNDTR_BRDUM_Msk (0x1UL << MDMA_CBNDTR_BRDUM_Pos)
14093#define MDMA_CBNDTR_BRDUM MDMA_CBNDTR_BRDUM_Msk
14094#define MDMA_CBNDTR_BRC_Pos (20U)
14095#define MDMA_CBNDTR_BRC_Msk (0xFFFUL << MDMA_CBNDTR_BRC_Pos)
14096#define MDMA_CBNDTR_BRC MDMA_CBNDTR_BRC_Msk
14098/******************** Bit definition for MDMA_CxSAR register ****************/
14099#define MDMA_CSAR_SAR_Pos (0U)
14100#define MDMA_CSAR_SAR_Msk (0xFFFFFFFFUL << MDMA_CSAR_SAR_Pos)
14101#define MDMA_CSAR_SAR MDMA_CSAR_SAR_Msk
14103/******************** Bit definition for MDMA_CxDAR register ****************/
14104#define MDMA_CDAR_DAR_Pos (0U)
14105#define MDMA_CDAR_DAR_Msk (0xFFFFFFFFUL << MDMA_CDAR_DAR_Pos)
14106#define MDMA_CDAR_DAR MDMA_CDAR_DAR_Msk
14108/******************** Bit definition for MDMA_CxBRUR ************************/
14109#define MDMA_CBRUR_SUV_Pos (0U)
14110#define MDMA_CBRUR_SUV_Msk (0xFFFFUL << MDMA_CBRUR_SUV_Pos)
14111#define MDMA_CBRUR_SUV MDMA_CBRUR_SUV_Msk
14112#define MDMA_CBRUR_DUV_Pos (16U)
14113#define MDMA_CBRUR_DUV_Msk (0xFFFFUL << MDMA_CBRUR_DUV_Pos)
14114#define MDMA_CBRUR_DUV MDMA_CBRUR_DUV_Msk
14116/******************** Bit definition for MDMA_CxLAR *************************/
14117#define MDMA_CLAR_LAR_Pos (0U)
14118#define MDMA_CLAR_LAR_Msk (0xFFFFFFFFUL << MDMA_CLAR_LAR_Pos)
14119#define MDMA_CLAR_LAR MDMA_CLAR_LAR_Msk
14121/******************** Bit definition for MDMA_CxTBR) ************************/
14122#define MDMA_CTBR_TSEL_Pos (0U)
14123#define MDMA_CTBR_TSEL_Msk (0xFFUL << MDMA_CTBR_TSEL_Pos)
14124#define MDMA_CTBR_TSEL MDMA_CTBR_TSEL_Msk
14125#define MDMA_CTBR_SBUS_Pos (16U)
14126#define MDMA_CTBR_SBUS_Msk (0x1UL << MDMA_CTBR_SBUS_Pos)
14127#define MDMA_CTBR_SBUS MDMA_CTBR_SBUS_Msk
14128#define MDMA_CTBR_DBUS_Pos (17U)
14129#define MDMA_CTBR_DBUS_Msk (0x1UL << MDMA_CTBR_DBUS_Pos)
14130#define MDMA_CTBR_DBUS MDMA_CTBR_DBUS_Msk
14132/******************** Bit definition for MDMA_CxMAR) ************************/
14133#define MDMA_CMAR_MAR_Pos (0U)
14134#define MDMA_CMAR_MAR_Msk (0xFFFFFFFFUL << MDMA_CMAR_MAR_Pos)
14135#define MDMA_CMAR_MAR MDMA_CMAR_MAR_Msk
14137/******************** Bit definition for MDMA_CxMDR) ************************/
14138#define MDMA_CMDR_MDR_Pos (0U)
14139#define MDMA_CMDR_MDR_Msk (0xFFFFFFFFUL << MDMA_CMDR_MDR_Pos)
14140#define MDMA_CMDR_MDR MDMA_CMDR_MDR_Msk
14142/******************************************************************************/
14143/* */
14144/* Operational Amplifier (OPAMP) */
14145/* */
14146/******************************************************************************/
14147/********************* Bit definition for OPAMPx_CSR register ***************/
14148#define OPAMP_CSR_OPAMPxEN_Pos (0U)
14149#define OPAMP_CSR_OPAMPxEN_Msk (0x1UL << OPAMP_CSR_OPAMPxEN_Pos)
14150#define OPAMP_CSR_OPAMPxEN OPAMP_CSR_OPAMPxEN_Msk
14151#define OPAMP_CSR_FORCEVP_Pos (1U)
14152#define OPAMP_CSR_FORCEVP_Msk (0x1UL << OPAMP_CSR_FORCEVP_Pos)
14153#define OPAMP_CSR_FORCEVP OPAMP_CSR_FORCEVP_Msk
14155#define OPAMP_CSR_VPSEL_Pos (2U)
14156#define OPAMP_CSR_VPSEL_Msk (0x3UL << OPAMP_CSR_VPSEL_Pos)
14157#define OPAMP_CSR_VPSEL OPAMP_CSR_VPSEL_Msk
14158#define OPAMP_CSR_VPSEL_0 (0x1UL << OPAMP_CSR_VPSEL_Pos)
14159#define OPAMP_CSR_VPSEL_1 (0x2UL << OPAMP_CSR_VPSEL_Pos)
14161#define OPAMP_CSR_VMSEL_Pos (5U)
14162#define OPAMP_CSR_VMSEL_Msk (0x3UL << OPAMP_CSR_VMSEL_Pos)
14163#define OPAMP_CSR_VMSEL OPAMP_CSR_VMSEL_Msk
14164#define OPAMP_CSR_VMSEL_0 (0x1UL << OPAMP_CSR_VMSEL_Pos)
14165#define OPAMP_CSR_VMSEL_1 (0x2UL << OPAMP_CSR_VMSEL_Pos)
14167#define OPAMP_CSR_OPAHSM_Pos (8U)
14168#define OPAMP_CSR_OPAHSM_Msk (0x1UL << OPAMP_CSR_OPAHSM_Pos)
14169#define OPAMP_CSR_OPAHSM OPAMP_CSR_OPAHSM_Msk
14170#define OPAMP_CSR_CALON_Pos (11U)
14171#define OPAMP_CSR_CALON_Msk (0x1UL << OPAMP_CSR_CALON_Pos)
14172#define OPAMP_CSR_CALON OPAMP_CSR_CALON_Msk
14174#define OPAMP_CSR_CALSEL_Pos (12U)
14175#define OPAMP_CSR_CALSEL_Msk (0x3UL << OPAMP_CSR_CALSEL_Pos)
14176#define OPAMP_CSR_CALSEL OPAMP_CSR_CALSEL_Msk
14177#define OPAMP_CSR_CALSEL_0 (0x1UL << OPAMP_CSR_CALSEL_Pos)
14178#define OPAMP_CSR_CALSEL_1 (0x2UL << OPAMP_CSR_CALSEL_Pos)
14180#define OPAMP_CSR_PGGAIN_Pos (14U)
14181#define OPAMP_CSR_PGGAIN_Msk (0xFUL << OPAMP_CSR_PGGAIN_Pos)
14182#define OPAMP_CSR_PGGAIN OPAMP_CSR_PGGAIN_Msk
14183#define OPAMP_CSR_PGGAIN_0 (0x1UL << OPAMP_CSR_PGGAIN_Pos)
14184#define OPAMP_CSR_PGGAIN_1 (0x2UL << OPAMP_CSR_PGGAIN_Pos)
14185#define OPAMP_CSR_PGGAIN_2 (0x4UL << OPAMP_CSR_PGGAIN_Pos)
14186#define OPAMP_CSR_PGGAIN_3 (0x8UL << OPAMP_CSR_PGGAIN_Pos)
14188#define OPAMP_CSR_USERTRIM_Pos (18U)
14189#define OPAMP_CSR_USERTRIM_Msk (0x1UL << OPAMP_CSR_USERTRIM_Pos)
14190#define OPAMP_CSR_USERTRIM OPAMP_CSR_USERTRIM_Msk
14191#define OPAMP_CSR_TSTREF_Pos (29U)
14192#define OPAMP_CSR_TSTREF_Msk (0x1UL << OPAMP_CSR_TSTREF_Pos)
14193#define OPAMP_CSR_TSTREF OPAMP_CSR_TSTREF_Msk
14194#define OPAMP_CSR_CALOUT_Pos (30U)
14195#define OPAMP_CSR_CALOUT_Msk (0x1UL << OPAMP_CSR_CALOUT_Pos)
14196#define OPAMP_CSR_CALOUT OPAMP_CSR_CALOUT_Msk
14198/********************* Bit definition for OPAMP1_CSR register ***************/
14199#define OPAMP1_CSR_OPAEN_Pos (0U)
14200#define OPAMP1_CSR_OPAEN_Msk (0x1UL << OPAMP1_CSR_OPAEN_Pos)
14201#define OPAMP1_CSR_OPAEN OPAMP1_CSR_OPAEN_Msk
14202#define OPAMP1_CSR_FORCEVP_Pos (1U)
14203#define OPAMP1_CSR_FORCEVP_Msk (0x1UL << OPAMP1_CSR_FORCEVP_Pos)
14204#define OPAMP1_CSR_FORCEVP OPAMP1_CSR_FORCEVP_Msk
14206#define OPAMP1_CSR_VPSEL_Pos (2U)
14207#define OPAMP1_CSR_VPSEL_Msk (0x3UL << OPAMP1_CSR_VPSEL_Pos)
14208#define OPAMP1_CSR_VPSEL OPAMP1_CSR_VPSEL_Msk
14209#define OPAMP1_CSR_VPSEL_0 (0x1UL << OPAMP1_CSR_VPSEL_Pos)
14210#define OPAMP1_CSR_VPSEL_1 (0x2UL << OPAMP1_CSR_VPSEL_Pos)
14212#define OPAMP1_CSR_VMSEL_Pos (5U)
14213#define OPAMP1_CSR_VMSEL_Msk (0x3UL << OPAMP1_CSR_VMSEL_Pos)
14214#define OPAMP1_CSR_VMSEL OPAMP1_CSR_VMSEL_Msk
14215#define OPAMP1_CSR_VMSEL_0 (0x1UL << OPAMP1_CSR_VMSEL_Pos)
14216#define OPAMP1_CSR_VMSEL_1 (0x2UL << OPAMP1_CSR_VMSEL_Pos)
14218#define OPAMP1_CSR_OPAHSM_Pos (8U)
14219#define OPAMP1_CSR_OPAHSM_Msk (0x1UL << OPAMP1_CSR_OPAHSM_Pos)
14220#define OPAMP1_CSR_OPAHSM OPAMP1_CSR_OPAHSM_Msk
14221#define OPAMP1_CSR_CALON_Pos (11U)
14222#define OPAMP1_CSR_CALON_Msk (0x1UL << OPAMP1_CSR_CALON_Pos)
14223#define OPAMP1_CSR_CALON OPAMP1_CSR_CALON_Msk
14225#define OPAMP1_CSR_CALSEL_Pos (12U)
14226#define OPAMP1_CSR_CALSEL_Msk (0x3UL << OPAMP1_CSR_CALSEL_Pos)
14227#define OPAMP1_CSR_CALSEL OPAMP1_CSR_CALSEL_Msk
14228#define OPAMP1_CSR_CALSEL_0 (0x1UL << OPAMP1_CSR_CALSEL_Pos)
14229#define OPAMP1_CSR_CALSEL_1 (0x2UL << OPAMP1_CSR_CALSEL_Pos)
14231#define OPAMP1_CSR_PGGAIN_Pos (14U)
14232#define OPAMP1_CSR_PGGAIN_Msk (0xFUL << OPAMP1_CSR_PGGAIN_Pos)
14233#define OPAMP1_CSR_PGGAIN OPAMP1_CSR_PGGAIN_Msk
14234#define OPAMP1_CSR_PGGAIN_0 (0x1UL << OPAMP1_CSR_PGGAIN_Pos)
14235#define OPAMP1_CSR_PGGAIN_1 (0x2UL << OPAMP1_CSR_PGGAIN_Pos)
14236#define OPAMP1_CSR_PGGAIN_2 (0x4UL << OPAMP1_CSR_PGGAIN_Pos)
14237#define OPAMP1_CSR_PGGAIN_3 (0x8UL << OPAMP1_CSR_PGGAIN_Pos)
14239#define OPAMP1_CSR_USERTRIM_Pos (18U)
14240#define OPAMP1_CSR_USERTRIM_Msk (0x1UL << OPAMP1_CSR_USERTRIM_Pos)
14241#define OPAMP1_CSR_USERTRIM OPAMP1_CSR_USERTRIM_Msk
14242#define OPAMP1_CSR_TSTREF_Pos (29U)
14243#define OPAMP1_CSR_TSTREF_Msk (0x1UL << OPAMP1_CSR_TSTREF_Pos)
14244#define OPAMP1_CSR_TSTREF OPAMP1_CSR_TSTREF_Msk
14245#define OPAMP1_CSR_CALOUT_Pos (30U)
14246#define OPAMP1_CSR_CALOUT_Msk (0x1UL << OPAMP1_CSR_CALOUT_Pos)
14247#define OPAMP1_CSR_CALOUT OPAMP1_CSR_CALOUT_Msk
14249/********************* Bit definition for OPAMP2_CSR register ***************/
14250#define OPAMP2_CSR_OPAEN_Pos (0U)
14251#define OPAMP2_CSR_OPAEN_Msk (0x1UL << OPAMP2_CSR_OPAEN_Pos)
14252#define OPAMP2_CSR_OPAEN OPAMP2_CSR_OPAEN_Msk
14253#define OPAMP2_CSR_FORCEVP_Pos (1U)
14254#define OPAMP2_CSR_FORCEVP_Msk (0x1UL << OPAMP2_CSR_FORCEVP_Pos)
14255#define OPAMP2_CSR_FORCEVP OPAMP2_CSR_FORCEVP_Msk
14257#define OPAMP2_CSR_VPSEL_Pos (2U)
14258#define OPAMP2_CSR_VPSEL_Msk (0x3UL << OPAMP2_CSR_VPSEL_Pos)
14259#define OPAMP2_CSR_VPSEL OPAMP2_CSR_VPSEL_Msk
14260#define OPAMP2_CSR_VPSEL_0 (0x1UL << OPAMP2_CSR_VPSEL_Pos)
14261#define OPAMP2_CSR_VPSEL_1 (0x2UL << OPAMP2_CSR_VPSEL_Pos)
14263#define OPAMP2_CSR_VMSEL_Pos (5U)
14264#define OPAMP2_CSR_VMSEL_Msk (0x3UL << OPAMP2_CSR_VMSEL_Pos)
14265#define OPAMP2_CSR_VMSEL OPAMP2_CSR_VMSEL_Msk
14266#define OPAMP2_CSR_VMSEL_0 (0x1UL << OPAMP2_CSR_VMSEL_Pos)
14267#define OPAMP2_CSR_VMSEL_1 (0x2UL << OPAMP2_CSR_VMSEL_Pos)
14269#define OPAMP2_CSR_OPAHSM_Pos (8U)
14270#define OPAMP2_CSR_OPAHSM_Msk (0x1UL << OPAMP2_CSR_OPAHSM_Pos)
14271#define OPAMP2_CSR_OPAHSM OPAMP2_CSR_OPAHSM_Msk
14272#define OPAMP2_CSR_CALON_Pos (11U)
14273#define OPAMP2_CSR_CALON_Msk (0x1UL << OPAMP2_CSR_CALON_Pos)
14274#define OPAMP2_CSR_CALON OPAMP2_CSR_CALON_Msk
14276#define OPAMP2_CSR_CALSEL_Pos (12U)
14277#define OPAMP2_CSR_CALSEL_Msk (0x3UL << OPAMP2_CSR_CALSEL_Pos)
14278#define OPAMP2_CSR_CALSEL OPAMP2_CSR_CALSEL_Msk
14279#define OPAMP2_CSR_CALSEL_0 (0x1UL << OPAMP2_CSR_CALSEL_Pos)
14280#define OPAMP2_CSR_CALSEL_1 (0x2UL << OPAMP2_CSR_CALSEL_Pos)
14282#define OPAMP2_CSR_PGGAIN_Pos (14U)
14283#define OPAMP2_CSR_PGGAIN_Msk (0xFUL << OPAMP2_CSR_PGGAIN_Pos)
14284#define OPAMP2_CSR_PGGAIN OPAMP2_CSR_PGGAIN_Msk
14285#define OPAMP2_CSR_PGGAIN_0 (0x1UL << OPAMP2_CSR_PGGAIN_Pos)
14286#define OPAMP2_CSR_PGGAIN_1 (0x2UL << OPAMP2_CSR_PGGAIN_Pos)
14287#define OPAMP2_CSR_PGGAIN_2 (0x4UL << OPAMP2_CSR_PGGAIN_Pos)
14288#define OPAMP2_CSR_PGGAIN_3 (0x8UL << OPAMP2_CSR_PGGAIN_Pos)
14290#define OPAMP2_CSR_USERTRIM_Pos (18U)
14291#define OPAMP2_CSR_USERTRIM_Msk (0x1UL << OPAMP2_CSR_USERTRIM_Pos)
14292#define OPAMP2_CSR_USERTRIM OPAMP2_CSR_USERTRIM_Msk
14293#define OPAMP2_CSR_TSTREF_Pos (29U)
14294#define OPAMP2_CSR_TSTREF_Msk (0x1UL << OPAMP2_CSR_TSTREF_Pos)
14295#define OPAMP2_CSR_TSTREF OPAMP2_CSR_TSTREF_Msk
14296#define OPAMP2_CSR_CALOUT_Pos (30U)
14297#define OPAMP2_CSR_CALOUT_Msk (0x1UL << OPAMP2_CSR_CALOUT_Pos)
14298#define OPAMP2_CSR_CALOUT OPAMP2_CSR_CALOUT_Msk
14300/******************* Bit definition for OPAMP_OTR register ******************/
14301#define OPAMP_OTR_TRIMOFFSETN_Pos (0U)
14302#define OPAMP_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETN_Pos)
14303#define OPAMP_OTR_TRIMOFFSETN OPAMP_OTR_TRIMOFFSETN_Msk
14304#define OPAMP_OTR_TRIMOFFSETP_Pos (8U)
14305#define OPAMP_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP_OTR_TRIMOFFSETP_Pos)
14306#define OPAMP_OTR_TRIMOFFSETP OPAMP_OTR_TRIMOFFSETP_Msk
14308/******************* Bit definition for OPAMP1_OTR register ******************/
14309#define OPAMP1_OTR_TRIMOFFSETN_Pos (0U)
14310#define OPAMP1_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETN_Pos)
14311#define OPAMP1_OTR_TRIMOFFSETN OPAMP1_OTR_TRIMOFFSETN_Msk
14312#define OPAMP1_OTR_TRIMOFFSETP_Pos (8U)
14313#define OPAMP1_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP1_OTR_TRIMOFFSETP_Pos)
14314#define OPAMP1_OTR_TRIMOFFSETP OPAMP1_OTR_TRIMOFFSETP_Msk
14316/******************* Bit definition for OPAMP2_OTR register ******************/
14317#define OPAMP2_OTR_TRIMOFFSETN_Pos (0U)
14318#define OPAMP2_OTR_TRIMOFFSETN_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETN_Pos)
14319#define OPAMP2_OTR_TRIMOFFSETN OPAMP2_OTR_TRIMOFFSETN_Msk
14320#define OPAMP2_OTR_TRIMOFFSETP_Pos (8U)
14321#define OPAMP2_OTR_TRIMOFFSETP_Msk (0x1FUL << OPAMP2_OTR_TRIMOFFSETP_Pos)
14322#define OPAMP2_OTR_TRIMOFFSETP OPAMP2_OTR_TRIMOFFSETP_Msk
14324/******************* Bit definition for OPAMP_HSOTR register ****************/
14325#define OPAMP_HSOTR_TRIMHSOFFSETN_Pos (0U)
14326#define OPAMP_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP_HSOTR_TRIMHSOFFSETN_Pos)
14327#define OPAMP_HSOTR_TRIMHSOFFSETN OPAMP_HSOTR_TRIMHSOFFSETN_Msk
14328#define OPAMP_HSOTR_TRIMHSOFFSETP_Pos (8U)
14329#define OPAMP_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP_HSOTR_TRIMHSOFFSETP_Pos)
14330#define OPAMP_HSOTR_TRIMHSOFFSETP OPAMP_HSOTR_TRIMHSOFFSETP_Msk
14332/******************* Bit definition for OPAMP1_HSOTR register ****************/
14333#define OPAMP1_HSOTR_TRIMHSOFFSETN_Pos (0U)
14334#define OPAMP1_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP1_HSOTR_TRIMHSOFFSETN_Pos)
14335#define OPAMP1_HSOTR_TRIMHSOFFSETN OPAMP1_HSOTR_TRIMHSOFFSETN_Msk
14336#define OPAMP1_HSOTR_TRIMHSOFFSETP_Pos (8U)
14337#define OPAMP1_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP1_HSOTR_TRIMHSOFFSETP_Pos)
14338#define OPAMP1_HSOTR_TRIMHSOFFSETP OPAMP1_HSOTR_TRIMHSOFFSETP_Msk
14340/******************* Bit definition for OPAMP2_HSOTR register ****************/
14341#define OPAMP2_HSOTR_TRIMHSOFFSETN_Pos (0U)
14342#define OPAMP2_HSOTR_TRIMHSOFFSETN_Msk (0x1FUL << OPAMP2_HSOTR_TRIMHSOFFSETN_Pos)
14343#define OPAMP2_HSOTR_TRIMHSOFFSETN OPAMP2_HSOTR_TRIMHSOFFSETN_Msk
14344#define OPAMP2_HSOTR_TRIMHSOFFSETP_Pos (8U)
14345#define OPAMP2_HSOTR_TRIMHSOFFSETP_Msk (0x1FUL << OPAMP2_HSOTR_TRIMHSOFFSETP_Pos)
14346#define OPAMP2_HSOTR_TRIMHSOFFSETP OPAMP2_HSOTR_TRIMHSOFFSETP_Msk
14348/******************************************************************************/
14349/* */
14350/* Parallel Synchronous Slave Interface (PSSI ) */
14351/* */
14352/******************************************************************************/
14353
14354/******************** Bit definition for PSSI_CR register *******************/
14355#define PSSI_CR_OUTEN_Pos (31U)
14356#define PSSI_CR_OUTEN_Msk (0x1UL << PSSI_CR_OUTEN_Pos)
14357#define PSSI_CR_OUTEN PSSI_CR_OUTEN_Msk
14358#define PSSI_CR_DMAEN_Pos (30U)
14359#define PSSI_CR_DMAEN_Msk (0x1UL << PSSI_CR_DMAEN_Pos)
14360#define PSSI_CR_DMAEN PSSI_CR_DMAEN_Msk
14361#define PSSI_CR_DERDYCFG_Pos (18U)
14362#define PSSI_CR_DERDYCFG_Msk (0x7UL << PSSI_CR_DERDYCFG_Pos)
14363#define PSSI_CR_DERDYCFG PSSI_CR_DERDYCFG_Msk
14364#define PSSI_CR_ENABLE_Pos (14U)
14365#define PSSI_CR_ENABLE_Msk (0x1UL << PSSI_CR_ENABLE_Pos)
14366#define PSSI_CR_ENABLE PSSI_CR_ENABLE_Msk
14367#define PSSI_CR_EDM_Pos (10U)
14368#define PSSI_CR_EDM_Msk (0x3UL << PSSI_CR_EDM_Pos)
14369#define PSSI_CR_EDM PSSI_CR_EDM_Msk
14370#define PSSI_CR_RDYPOL_Pos (8U)
14371#define PSSI_CR_RDYPOL_Msk (0x1UL << PSSI_CR_RDYPOL_Pos)
14372#define PSSI_CR_RDYPOL PSSI_CR_RDYPOL_Msk
14373#define PSSI_CR_DEPOL_Pos (6U)
14374#define PSSI_CR_DEPOL_Msk (0x1UL << PSSI_CR_DEPOL_Pos)
14375#define PSSI_CR_DEPOL PSSI_CR_DEPOL_Msk
14376#define PSSI_CR_CKPOL_Pos (5U)
14377#define PSSI_CR_CKPOL_Msk (0x1UL << PSSI_CR_CKPOL_Pos)
14378#define PSSI_CR_CKPOL PSSI_CR_CKPOL_Msk
14379/******************** Bit definition for PSSI_SR register *******************/
14380#define PSSI_SR_RTT1B_Pos (3U)
14381#define PSSI_SR_RTT1B_Msk (0x1UL << PSSI_SR_RTT1B_Pos)
14382#define PSSI_SR_RTT1B PSSI_SR_RTT1B_Msk
14383#define PSSI_SR_RTT4B_Pos (2U)
14384#define PSSI_SR_RTT4B_Msk (0x1UL << PSSI_SR_RTT4B_Pos)
14385#define PSSI_SR_RTT4B PSSI_SR_RTT4B_Msk
14386/******************** Bit definition for PSSI_RIS register *******************/
14387#define PSSI_RIS_OVR_RIS_Pos (1U)
14388#define PSSI_RIS_OVR_RIS_Msk (0x1UL << PSSI_RIS_OVR_RIS_Pos)
14389#define PSSI_RIS_OVR_RIS PSSI_RIS_OVR_RIS_Msk
14390/******************** Bit definition for PSSI_IER register *******************/
14391#define PSSI_IER_OVR_IE_Pos (1U)
14392#define PSSI_IER_OVR_IE_Msk (0x1UL << PSSI_IER_OVR_IE_Pos)
14393#define PSSI_IER_OVR_IE PSSI_IER_OVR_IE_Msk
14394/******************** Bit definition for PSSI_MIS register *******************/
14395#define PSSI_MIS_OVR_MIS_Pos (1U)
14396#define PSSI_MIS_OVR_MIS_Msk (0x1UL << PSSI_MIS_OVR_MIS_Pos)
14397#define PSSI_MIS_OVR_MIS PSSI_MIS_OVR_MIS_Msk
14398/******************** Bit definition for PSSI_ICR register *******************/
14399#define PSSI_ICR_OVR_ISC_Pos (1U)
14400#define PSSI_ICR_OVR_ISC_Msk (0x1UL << PSSI_ICR_OVR_ISC_Pos)
14401#define PSSI_ICR_OVR_ISC PSSI_ICR_OVR_ISC_Msk
14402/******************** Bit definition for PSSI_DR register *******************/
14403#define PSSI_DR_DR_Pos (0U)
14404#define PSSI_DR_DR_Msk (0xFFFFFFFFUL << PSSI_DR_DR_Pos)
14405#define PSSI_DR_DR PSSI_DR_DR_Msk
14407/******************************************************************************/
14408/* */
14409/* On The Fly Decryption */
14410/* */
14411/******************************************************************************/
14412/****************** Bit definition for OTFDEC_CR register ******************/
14413#define OTFDEC_CR_ENC_Pos (0U)
14414#define OTFDEC_CR_ENC_Msk (0x1UL << OTFDEC_CR_ENC_Pos)
14415#define OTFDEC_CR_ENC OTFDEC_CR_ENC_Msk
14417/****************** Bit definition for OTFDEC_PRIVCFGR register ************/
14418#define OTFDEC_PRIVCFGR_PRIV_Pos (0U)
14419#define OTFDEC_PRIVCFGR_PRIV_Msk (0x1UL << OTFDEC_PRIVCFGR_PRIV_Pos)
14420#define OTFDEC_PRIVCFGR_PRIV OTFDEC_PRIVCFGR_PRIV_Msk
14422/****************** Bit definition for OTFDEC_REG_CONFIGR register *********/
14423#define OTFDEC_REG_CONFIGR_REG_EN_Pos (0U)
14424#define OTFDEC_REG_CONFIGR_REG_EN_Msk (0x1UL << OTFDEC_REG_CONFIGR_REG_EN_Pos)
14425#define OTFDEC_REG_CONFIGR_REG_EN OTFDEC_REG_CONFIGR_REG_EN_Msk
14427#define OTFDEC_REG_CONFIGR_CONFIGLOCK_Pos (1U)
14428#define OTFDEC_REG_CONFIGR_CONFIGLOCK_Msk (0x1UL << OTFDEC_REG_CONFIGR_CONFIGLOCK_Pos)
14429#define OTFDEC_REG_CONFIGR_CONFIGLOCK OTFDEC_REG_CONFIGR_CONFIGLOCK_Msk
14431#define OTFDEC_REG_CONFIGR_KEYLOCK_Pos (2U)
14432#define OTFDEC_REG_CONFIGR_KEYLOCK_Msk (0x1UL << OTFDEC_REG_CONFIGR_KEYLOCK_Pos)
14433#define OTFDEC_REG_CONFIGR_KEYLOCK OTFDEC_REG_CONFIGR_KEYLOCK_Msk
14435#define OTFDEC_REG_CONFIGR_MODE_Pos (4U)
14436#define OTFDEC_REG_CONFIGR_MODE_Msk (0x3UL << OTFDEC_REG_CONFIGR_MODE_Pos)
14437#define OTFDEC_REG_CONFIGR_MODE OTFDEC_REG_CONFIGR_MODE_Msk
14438#define OTFDEC_REG_CONFIGR_MODE_0 (0x1UL << OTFDEC_REG_CONFIGR_MODE_Pos)
14439#define OTFDEC_REG_CONFIGR_MODE_1 (0x2UL << OTFDEC_REG_CONFIGR_MODE_Pos)
14441#define OTFDEC_REG_CONFIGR_KEYCRC_Pos (8U)
14442#define OTFDEC_REG_CONFIGR_KEYCRC_Msk (0xFFUL << OTFDEC_REG_CONFIGR_KEYCRC_Pos)
14443#define OTFDEC_REG_CONFIGR_KEYCRC OTFDEC_REG_CONFIGR_KEYCRC_Msk
14445#define OTFDEC_REG_CONFIGR_VERSION_Pos (16U)
14446#define OTFDEC_REG_CONFIGR_VERSION_Msk (0xFFFFUL << OTFDEC_REG_CONFIGR_VERSION_Pos)
14447#define OTFDEC_REG_CONFIGR_VERSION OTFDEC_REG_CONFIGR_VERSION_Msk
14449/****************** Bit definition for OTFDEC_REG_START_ADDR register ******/
14450#define OTFDEC_REG_START_ADDR_Pos (0U)
14451#define OTFDEC_REG_START_ADDR_Msk (0xFFFFFFFFUL << OTFDEC_REG_START_ADDR_Pos)
14452#define OTFDEC_REG_START_ADDR OTFDEC_REG_START_ADDR_Msk
14454/****************** Bit definition for OTFDEC_REG_END_ADDR register ********/
14455#define OTFDEC_REG_END_ADDR_Pos (0U)
14456#define OTFDEC_REG_END_ADDR_Msk (0xFFFFFFFFUL << OTFDEC_REG_END_ADDR_Pos)
14457#define OTFDEC_REG_END_ADDR OTFDEC_REG_END_ADDR_Msk
14459/****************** Bit definition for OTFDEC_REG_NONCER0 register *********/
14460#define OTFDEC_REG_NONCER0_Pos (0U)
14461#define OTFDEC_REG_NONCER0_Msk (0xFFFFFFFFUL << OTFDEC_REG_NONCER0_Pos)
14462#define OTFDEC_REG_NONCER0 OTFDEC_REG_NONCER0_Msk
14464/****************** Bit definition for OTFDEC_REG_NONCER1 register *********/
14465#define OTFDEC_REG_NONCER1_Pos (0U)
14466#define OTFDEC_REG_NONCER1_Msk (0xFFFFFFFFUL << OTFDEC_REG_NONCER1_Pos)
14467#define OTFDEC_REG_NONCER1 OTFDEC_REG_NONCER1_Msk
14469/****************** Bit definition for OTFDEC_REG_KEYR0 register ***********/
14470#define OTFDEC_REG_KEYR0_Pos (0U)
14471#define OTFDEC_REG_KEYR0_Msk (0xFFFFFFFFUL << OTFDEC_REG_KEYR0_Pos)
14472#define OTFDEC_REG_KEYR0 OTFDEC_REG_KEYR0_Msk
14474/****************** Bit definition for OTFDEC_REG_KEYR1 register ***********/
14475#define OTFDEC_REG_KEYR1_Pos (0U)
14476#define OTFDEC_REG_KEYR1_Msk (0xFFFFFFFFUL << OTFDEC_REG_KEYR1_Pos)
14477#define OTFDEC_REG_KEYR1 OTFDEC_REG_KEYR1_Msk
14479/****************** Bit definition for OTFDEC_REG_KEYR2 register ***********/
14480#define OTFDEC_REG_KEYR2_Pos (0U)
14481#define OTFDEC_REG_KEYR2_Msk (0xFFFFFFFFUL << OTFDEC_REG_KEYR2_Pos)
14482#define OTFDEC_REG_KEYR2 OTFDEC_REG_KEYR2_Msk
14484/****************** Bit definition for OTFDEC_REG_KEYR3 register ***********/
14485#define OTFDEC_REG_KEYR3_Pos (0U)
14486#define OTFDEC_REG_KEYR3_Msk (0xFFFFFFFFUL << OTFDEC_REG_KEYR3_Pos)
14487#define OTFDEC_REG_KEYR3 OTFDEC_REG_KEYR3_Msk
14489/****************** Bit definition for OTFDEC_ISR register *****************/
14490#define OTFDEC_ISR_SEIF_Pos (0U)
14491#define OTFDEC_ISR_SEIF_Msk (0x1UL << OTFDEC_ISR_SEIF_Pos)
14492#define OTFDEC_ISR_SEIF OTFDEC_ISR_SEIF_Msk
14494#define OTFDEC_ISR_XONEIF_Pos (1U)
14495#define OTFDEC_ISR_XONEIF_Msk (0x1UL << OTFDEC_ISR_XONEIF_Pos)
14496#define OTFDEC_ISR_XONEIF OTFDEC_ISR_XONEIF_Msk
14498#define OTFDEC_ISR_KEIF_Pos (2U)
14499#define OTFDEC_ISR_KEIF_Msk (0x1UL << OTFDEC_ISR_KEIF_Pos)
14500#define OTFDEC_ISR_KEIF OTFDEC_ISR_KEIF_Msk
14502/****************** Bit definition for OTFDEC_ICR register *****************/
14503#define OTFDEC_ICR_SEIF_Pos (0U)
14504#define OTFDEC_ICR_SEIF_Msk (0x1UL << OTFDEC_ICR_SEIF_Pos)
14505#define OTFDEC_ICR_SEIF OTFDEC_ICR_SEIF_Msk
14507#define OTFDEC_ICR_XONEIF_Pos (1U)
14508#define OTFDEC_ICR_XONEIF_Msk (0x1UL << OTFDEC_ICR_XONEIF_Pos)
14509#define OTFDEC_ICR_XONEIF OTFDEC_ICR_XONEIF_Msk
14511#define OTFDEC_ICR_KEIF_Pos (2U)
14512#define OTFDEC_ICR_KEIF_Msk (0x1UL << OTFDEC_ICR_KEIF_Pos)
14513#define OTFDEC_ICR_KEIF OTFDEC_ICR_KEIF_Msk
14515/****************** Bit definition for OTFDEC_IER register *****************/
14516#define OTFDEC_IER_SEIE_Pos (0U)
14517#define OTFDEC_IER_SEIE_Msk (0x1UL << OTFDEC_IER_SEIE_Pos)
14518#define OTFDEC_IER_SEIE OTFDEC_IER_SEIE_Msk
14520#define OTFDEC_IER_XONEIE_Pos (1U)
14521#define OTFDEC_IER_XONEIE_Msk (0x1UL << OTFDEC_IER_XONEIE_Pos)
14522#define OTFDEC_IER_XONEIE OTFDEC_IER_XONEIE_Msk
14524#define OTFDEC_IER_KEIE_Pos (2U)
14525#define OTFDEC_IER_KEIE_Msk (0x1UL << OTFDEC_IER_KEIE_Pos)
14526#define OTFDEC_IER_KEIE OTFDEC_IER_KEIE_Msk
14527
14528/******************************************************************************/
14529/* */
14530/* Power Control */
14531/* */
14532/******************************************************************************/
14533/************************* NUMBER OF POWER DOMAINS **************************/
14534#define POWER_DOMAINS_NUMBER 3U
14536/******************** Bit definition for PWR_CR1 register *******************/
14537#define PWR_CR1_ALS_Pos (17U)
14538#define PWR_CR1_ALS_Msk (0x3UL << PWR_CR1_ALS_Pos)
14539#define PWR_CR1_ALS PWR_CR1_ALS_Msk
14540#define PWR_CR1_ALS_0 (0x1UL << PWR_CR1_ALS_Pos)
14541#define PWR_CR1_ALS_1 (0x2UL << PWR_CR1_ALS_Pos)
14542#define PWR_CR1_AVDEN_Pos (16U)
14543#define PWR_CR1_AVDEN_Msk (0x1UL << PWR_CR1_AVDEN_Pos)
14544#define PWR_CR1_AVDEN PWR_CR1_AVDEN_Msk
14545#define PWR_CR1_SVOS_Pos (14U)
14546#define PWR_CR1_SVOS_Msk (0x3UL << PWR_CR1_SVOS_Pos)
14547#define PWR_CR1_SVOS PWR_CR1_SVOS_Msk
14548#define PWR_CR1_SVOS_0 (0x1UL << PWR_CR1_SVOS_Pos)
14549#define PWR_CR1_SVOS_1 (0x2UL << PWR_CR1_SVOS_Pos)
14550#define PWR_CR1_FLPS_Pos (9U)
14551#define PWR_CR1_FLPS_Msk (0x1UL << PWR_CR1_FLPS_Pos)
14552#define PWR_CR1_FLPS PWR_CR1_FLPS_Msk
14553#define PWR_CR1_DBP_Pos (8U)
14554#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)
14555#define PWR_CR1_DBP PWR_CR1_DBP_Msk
14556#define PWR_CR1_PLS_Pos (5U)
14557#define PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos)
14558#define PWR_CR1_PLS PWR_CR1_PLS_Msk
14559#define PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos)
14560#define PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos)
14561#define PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos)
14562#define PWR_CR1_PVDEN_Pos (4U)
14563#define PWR_CR1_PVDEN_Msk (0x1UL << PWR_CR1_PVDEN_Pos)
14564#define PWR_CR1_PVDEN PWR_CR1_PVDEN_Msk
14565#define PWR_CR1_LPDS_Pos (0U)
14566#define PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos)
14567#define PWR_CR1_LPDS PWR_CR1_LPDS_Msk
14570#define PWR_CR1_PLS_LEV0 (0UL)
14571#define PWR_CR1_PLS_LEV1_Pos (5U)
14572#define PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos)
14573#define PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk
14574#define PWR_CR1_PLS_LEV2_Pos (6U)
14575#define PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos)
14576#define PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk
14577#define PWR_CR1_PLS_LEV3_Pos (5U)
14578#define PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos)
14579#define PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk
14580#define PWR_CR1_PLS_LEV4_Pos (7U)
14581#define PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos)
14582#define PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk
14583#define PWR_CR1_PLS_LEV5_Pos (5U)
14584#define PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos)
14585#define PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk
14586#define PWR_CR1_PLS_LEV6_Pos (6U)
14587#define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos)
14588#define PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk
14589#define PWR_CR1_PLS_LEV7_Pos (5U)
14590#define PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos)
14591#define PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk
14594#define PWR_CR1_ALS_LEV0 (0UL)
14595#define PWR_CR1_ALS_LEV1_Pos (17U)
14596#define PWR_CR1_ALS_LEV1_Msk (0x1UL << PWR_CR1_ALS_LEV1_Pos)
14597#define PWR_CR1_ALS_LEV1 PWR_CR1_ALS_LEV1_Msk
14598#define PWR_CR1_ALS_LEV2_Pos (18U)
14599#define PWR_CR1_ALS_LEV2_Msk (0x1UL << PWR_CR1_ALS_LEV2_Pos)
14600#define PWR_CR1_ALS_LEV2 PWR_CR1_ALS_LEV2_Msk
14601#define PWR_CR1_ALS_LEV3_Pos (17U)
14602#define PWR_CR1_ALS_LEV3_Msk (0x3UL << PWR_CR1_ALS_LEV3_Pos)
14603#define PWR_CR1_ALS_LEV3 PWR_CR1_ALS_LEV3_Msk
14605/******************** Bit definition for PWR_CSR1 register ******************/
14606#define PWR_CSR1_AVDO_Pos (16U)
14607#define PWR_CSR1_AVDO_Msk (0x1UL << PWR_CSR1_AVDO_Pos)
14608#define PWR_CSR1_AVDO PWR_CSR1_AVDO_Msk
14609#define PWR_CSR1_ACTVOS_Pos (14U)
14610#define PWR_CSR1_ACTVOS_Msk (0x3UL << PWR_CSR1_ACTVOS_Pos)
14611#define PWR_CSR1_ACTVOS PWR_CSR1_ACTVOS_Msk
14612#define PWR_CSR1_ACTVOS_0 (0x1UL << PWR_CSR1_ACTVOS_Pos)
14613#define PWR_CSR1_ACTVOS_1 (0x2UL << PWR_CSR1_ACTVOS_Pos)
14614#define PWR_CSR1_ACTVOSRDY_Pos (13U)
14615#define PWR_CSR1_ACTVOSRDY_Msk (0x1UL << PWR_CSR1_ACTVOSRDY_Pos)
14616#define PWR_CSR1_ACTVOSRDY PWR_CSR1_ACTVOSRDY_Msk
14617#define PWR_CSR1_PVDO_Pos (4U)
14618#define PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos)
14619#define PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk
14621/******************** Bit definition for PWR_CR2 register *******************/
14622#define PWR_CR2_TEMPH_Pos (23U)
14623#define PWR_CR2_TEMPH_Msk (0x1UL << PWR_CR2_TEMPH_Pos)
14624#define PWR_CR2_TEMPH PWR_CR2_TEMPH_Msk
14625#define PWR_CR2_TEMPL_Pos (22U)
14626#define PWR_CR2_TEMPL_Msk (0x1UL << PWR_CR2_TEMPL_Pos)
14627#define PWR_CR2_TEMPL PWR_CR2_TEMPL_Msk
14628#define PWR_CR2_VBATH_Pos (21U)
14629#define PWR_CR2_VBATH_Msk (0x1UL << PWR_CR2_VBATH_Pos)
14630#define PWR_CR2_VBATH PWR_CR2_VBATH_Msk
14631#define PWR_CR2_VBATL_Pos (20U)
14632#define PWR_CR2_VBATL_Msk (0x1UL << PWR_CR2_VBATL_Pos)
14633#define PWR_CR2_VBATL PWR_CR2_VBATL_Msk
14634#define PWR_CR2_BRRDY_Pos (16U)
14635#define PWR_CR2_BRRDY_Msk (0x1UL << PWR_CR2_BRRDY_Pos)
14636#define PWR_CR2_BRRDY PWR_CR2_BRRDY_Msk
14637#define PWR_CR2_MONEN_Pos (4U)
14638#define PWR_CR2_MONEN_Msk (0x1UL << PWR_CR2_MONEN_Pos)
14639#define PWR_CR2_MONEN PWR_CR2_MONEN_Msk
14640#define PWR_CR2_BREN_Pos (0U)
14641#define PWR_CR2_BREN_Msk (0x1UL << PWR_CR2_BREN_Pos)
14642#define PWR_CR2_BREN PWR_CR2_BREN_Msk
14644/******************** Bit definition for PWR_CR3 register *******************/
14645#define PWR_CR3_USB33RDY_Pos (26U)
14646#define PWR_CR3_USB33RDY_Msk (0x1UL << PWR_CR3_USB33RDY_Pos)
14647#define PWR_CR3_USB33RDY PWR_CR3_USB33RDY_Msk
14648#define PWR_CR3_USBREGEN_Pos (25U)
14649#define PWR_CR3_USBREGEN_Msk (0x1UL << PWR_CR3_USBREGEN_Pos)
14650#define PWR_CR3_USBREGEN PWR_CR3_USBREGEN_Msk
14651#define PWR_CR3_USB33DEN_Pos (24U)
14652#define PWR_CR3_USB33DEN_Msk (0x1UL << PWR_CR3_USB33DEN_Pos)
14653#define PWR_CR3_USB33DEN PWR_CR3_USB33DEN_Msk
14654#define PWR_CR3_SMPSEXTRDY_Pos (16U)
14655#define PWR_CR3_SMPSEXTRDY_Msk (0x1UL << PWR_CR3_SMPSEXTRDY_Pos)
14656#define PWR_CR3_SMPSEXTRDY PWR_CR3_SMPSEXTRDY_Msk
14657#define PWR_CR3_VBRS_Pos (9U)
14658#define PWR_CR3_VBRS_Msk (0x1UL << PWR_CR3_VBRS_Pos)
14659#define PWR_CR3_VBRS PWR_CR3_VBRS_Msk
14660#define PWR_CR3_VBE_Pos (8U)
14661#define PWR_CR3_VBE_Msk (0x1UL << PWR_CR3_VBE_Pos)
14662#define PWR_CR3_VBE PWR_CR3_VBE_Msk
14663#define PWR_CR3_SMPSLEVEL_Pos (4U)
14664#define PWR_CR3_SMPSLEVEL_Msk (0x3UL << PWR_CR3_SMPSLEVEL_Pos)
14665#define PWR_CR3_SMPSLEVEL PWR_CR3_SMPSLEVEL_Msk
14666#define PWR_CR3_SMPSLEVEL_0 (0x1UL << PWR_CR3_SMPSLEVEL_Pos)
14667#define PWR_CR3_SMPSLEVEL_1 (0x2UL << PWR_CR3_SMPSLEVEL_Pos)
14668#define PWR_CR3_SMPSEXTHP_Pos (3U)
14669#define PWR_CR3_SMPSEXTHP_Msk (0x1UL << PWR_CR3_SMPSEXTHP_Pos)
14670#define PWR_CR3_SMPSEXTHP PWR_CR3_SMPSEXTHP_Msk
14671#define PWR_CR3_SMPSEN_Pos (2U)
14672#define PWR_CR3_SMPSEN_Msk (0x1UL << PWR_CR3_SMPSEN_Pos)
14673#define PWR_CR3_SMPSEN PWR_CR3_SMPSEN_Msk
14674#define PWR_CR3_LDOEN_Pos (1U)
14675#define PWR_CR3_LDOEN_Msk (0x1UL << PWR_CR3_LDOEN_Pos)
14676#define PWR_CR3_LDOEN PWR_CR3_LDOEN_Msk
14677#define PWR_CR3_BYPASS_Pos (0U)
14678#define PWR_CR3_BYPASS_Msk (0x1UL << PWR_CR3_BYPASS_Pos)
14679#define PWR_CR3_BYPASS PWR_CR3_BYPASS_Msk
14681/******************** Bit definition for PWR_CPUCR register *****************/
14682#define PWR_CPUCR_RUN_D3_Pos (11U)
14683#define PWR_CPUCR_RUN_D3_Msk (0x1UL << PWR_CPUCR_RUN_D3_Pos)
14684#define PWR_CPUCR_RUN_D3 PWR_CPUCR_RUN_D3_Msk
14685#define PWR_CPUCR_CSSF_Pos (9U)
14686#define PWR_CPUCR_CSSF_Msk (0x1UL << PWR_CPUCR_CSSF_Pos)
14687#define PWR_CPUCR_CSSF PWR_CPUCR_CSSF_Msk
14688#define PWR_CPUCR_SBF_D2_Pos (8U)
14689#define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos)
14690#define PWR_CPUCR_SBF_D2 PWR_CPUCR_SBF_D2_Msk
14691#define PWR_CPUCR_SBF_D1_Pos (7U)
14692#define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos)
14693#define PWR_CPUCR_SBF_D1 PWR_CPUCR_SBF_D1_Msk
14694#define PWR_CPUCR_SBF_Pos (6U)
14695#define PWR_CPUCR_SBF_Msk (0x1UL << PWR_CPUCR_SBF_Pos)
14696#define PWR_CPUCR_SBF PWR_CPUCR_SBF_Msk
14697#define PWR_CPUCR_STOPF_Pos (5U)
14698#define PWR_CPUCR_STOPF_Msk (0x1UL << PWR_CPUCR_STOPF_Pos)
14699#define PWR_CPUCR_STOPF PWR_CPUCR_STOPF_Msk
14700#define PWR_CPUCR_PDDS_D3_Pos (2U)
14701#define PWR_CPUCR_PDDS_D3_Msk (0x1UL << PWR_CPUCR_PDDS_D3_Pos)
14702#define PWR_CPUCR_PDDS_D3 PWR_CPUCR_PDDS_D3_Msk
14703#define PWR_CPUCR_PDDS_D2_Pos (1U)
14704#define PWR_CPUCR_PDDS_D2_Msk (0x1UL << PWR_CPUCR_PDDS_D2_Pos)
14705#define PWR_CPUCR_PDDS_D2 PWR_CPUCR_PDDS_D2_Msk
14706#define PWR_CPUCR_PDDS_D1_Pos (0U)
14707#define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos)
14708#define PWR_CPUCR_PDDS_D1 PWR_CPUCR_PDDS_D1_Msk
14711/******************** Bit definition for PWR_D3CR register ******************/
14712#define PWR_D3CR_VOS_Pos (14U)
14713#define PWR_D3CR_VOS_Msk (0x3UL << PWR_D3CR_VOS_Pos)
14714#define PWR_D3CR_VOS PWR_D3CR_VOS_Msk
14715#define PWR_D3CR_VOS_0 (0x1UL << PWR_D3CR_VOS_Pos)
14716#define PWR_D3CR_VOS_1 (0x2UL << PWR_D3CR_VOS_Pos)
14717#define PWR_D3CR_VOSRDY_Pos (13U)
14718#define PWR_D3CR_VOSRDY_Msk (0x1UL << PWR_D3CR_VOSRDY_Pos)
14719#define PWR_D3CR_VOSRDY PWR_D3CR_VOSRDY_Msk
14721/****************** Bit definition for PWR_WKUPCR register ******************/
14722#define PWR_WKUPCR_WKUPC6_Pos (5U)
14723#define PWR_WKUPCR_WKUPC6_Msk (0x1UL << PWR_WKUPCR_WKUPC6_Pos)
14724#define PWR_WKUPCR_WKUPC6 PWR_WKUPCR_WKUPC6_Msk
14725#define PWR_WKUPCR_WKUPC4_Pos (3U)
14726#define PWR_WKUPCR_WKUPC4_Msk (0x1UL << PWR_WKUPCR_WKUPC4_Pos)
14727#define PWR_WKUPCR_WKUPC4 PWR_WKUPCR_WKUPC4_Msk
14728#define PWR_WKUPCR_WKUPC2_Pos (1U)
14729#define PWR_WKUPCR_WKUPC2_Msk (0x1UL << PWR_WKUPCR_WKUPC2_Pos)
14730#define PWR_WKUPCR_WKUPC2 PWR_WKUPCR_WKUPC2_Msk
14731#define PWR_WKUPCR_WKUPC1_Pos (0U)
14732#define PWR_WKUPCR_WKUPC1_Msk (0x1UL << PWR_WKUPCR_WKUPC1_Pos)
14733#define PWR_WKUPCR_WKUPC1 PWR_WKUPCR_WKUPC1_Msk
14735/******************** Bit definition for PWR_WKUPFR register ****************/
14736#define PWR_WKUPFR_WKUPF6_Pos (5U)
14737#define PWR_WKUPFR_WKUPF6_Msk (0x1UL << PWR_WKUPFR_WKUPF6_Pos)
14738#define PWR_WKUPFR_WKUPF6 PWR_WKUPFR_WKUPF6_Msk
14739#define PWR_WKUPFR_WKUPF4_Pos (3U)
14740#define PWR_WKUPFR_WKUPF4_Msk (0x1UL << PWR_WKUPFR_WKUPF4_Pos)
14741#define PWR_WKUPFR_WKUPF4 PWR_WKUPFR_WKUPF4_Msk
14742#define PWR_WKUPFR_WKUPF2_Pos (1U)
14743#define PWR_WKUPFR_WKUPF2_Msk (0x1UL << PWR_WKUPFR_WKUPF2_Pos)
14744#define PWR_WKUPFR_WKUPF2 PWR_WKUPFR_WKUPF2_Msk
14745#define PWR_WKUPFR_WKUPF1_Pos (0U)
14746#define PWR_WKUPFR_WKUPF1_Msk (0x1UL << PWR_WKUPFR_WKUPF1_Pos)
14747#define PWR_WKUPFR_WKUPF1 PWR_WKUPFR_WKUPF1_Msk
14749/****************** Bit definition for PWR_WKUPEPR register *****************/
14750#define PWR_WKUPEPR_WKUPPUPD6_Pos (26U)
14751#define PWR_WKUPEPR_WKUPPUPD6_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD6_Pos)
14752#define PWR_WKUPEPR_WKUPPUPD6 PWR_WKUPEPR_WKUPPUPD6_Msk
14753#define PWR_WKUPEPR_WKUPPUPD6_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD6_Pos)
14754#define PWR_WKUPEPR_WKUPPUPD6_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD6_Pos)
14755#define PWR_WKUPEPR_WKUPPUPD4_Pos (22U)
14756#define PWR_WKUPEPR_WKUPPUPD4_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD4_Pos)
14757#define PWR_WKUPEPR_WKUPPUPD4 PWR_WKUPEPR_WKUPPUPD4_Msk
14758#define PWR_WKUPEPR_WKUPPUPD4_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD4_Pos)
14759#define PWR_WKUPEPR_WKUPPUPD4_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD4_Pos)
14760#define PWR_WKUPEPR_WKUPPUPD2_Pos (18U)
14761#define PWR_WKUPEPR_WKUPPUPD2_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD2_Pos)
14762#define PWR_WKUPEPR_WKUPPUPD2 PWR_WKUPEPR_WKUPPUPD2_Msk
14763#define PWR_WKUPEPR_WKUPPUPD2_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD2_Pos)
14764#define PWR_WKUPEPR_WKUPPUPD2_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD2_Pos)
14765#define PWR_WKUPEPR_WKUPPUPD1_Pos (16U)
14766#define PWR_WKUPEPR_WKUPPUPD1_Msk (0x3UL << PWR_WKUPEPR_WKUPPUPD1_Pos)
14767#define PWR_WKUPEPR_WKUPPUPD1 PWR_WKUPEPR_WKUPPUPD1_Msk
14768#define PWR_WKUPEPR_WKUPPUPD1_0 (0x1UL << PWR_WKUPEPR_WKUPPUPD1_Pos)
14769#define PWR_WKUPEPR_WKUPPUPD1_1 (0x2UL << PWR_WKUPEPR_WKUPPUPD1_Pos)
14770#define PWR_WKUPEPR_WKUPP6_Pos (13U)
14771#define PWR_WKUPEPR_WKUPP6_Msk (0x1UL << PWR_WKUPEPR_WKUPP6_Pos)
14772#define PWR_WKUPEPR_WKUPP6 PWR_WKUPEPR_WKUPP6_Msk
14773#define PWR_WKUPEPR_WKUPP4_Pos (11U)
14774#define PWR_WKUPEPR_WKUPP4_Msk (0x1UL << PWR_WKUPEPR_WKUPP4_Pos)
14775#define PWR_WKUPEPR_WKUPP4 PWR_WKUPEPR_WKUPP4_Msk
14776#define PWR_WKUPEPR_WKUPP2_Pos (9U)
14777#define PWR_WKUPEPR_WKUPP2_Msk (0x1UL << PWR_WKUPEPR_WKUPP2_Pos)
14778#define PWR_WKUPEPR_WKUPP2 PWR_WKUPEPR_WKUPP2_Msk
14779#define PWR_WKUPEPR_WKUPP1_Pos (8U)
14780#define PWR_WKUPEPR_WKUPP1_Msk (0x1UL << PWR_WKUPEPR_WKUPP1_Pos)
14781#define PWR_WKUPEPR_WKUPP1 PWR_WKUPEPR_WKUPP1_Msk
14782#define PWR_WKUPEPR_WKUPEN6_Pos (5U)
14783#define PWR_WKUPEPR_WKUPEN6_Msk (0x1UL << PWR_WKUPEPR_WKUPEN6_Pos)
14784#define PWR_WKUPEPR_WKUPEN6 PWR_WKUPEPR_WKUPEN6_Msk
14785#define PWR_WKUPEPR_WKUPEN4_Pos (3U)
14786#define PWR_WKUPEPR_WKUPEN4_Msk (0x1UL << PWR_WKUPEPR_WKUPEN4_Pos)
14787#define PWR_WKUPEPR_WKUPEN4 PWR_WKUPEPR_WKUPEN4_Msk
14788#define PWR_WKUPEPR_WKUPEN2_Pos (1U)
14789#define PWR_WKUPEPR_WKUPEN2_Msk (0x1UL << PWR_WKUPEPR_WKUPEN2_Pos)
14790#define PWR_WKUPEPR_WKUPEN2 PWR_WKUPEPR_WKUPEN2_Msk
14791#define PWR_WKUPEPR_WKUPEN1_Pos (0U)
14792#define PWR_WKUPEPR_WKUPEN1_Msk (0x1UL << PWR_WKUPEPR_WKUPEN1_Pos)
14793#define PWR_WKUPEPR_WKUPEN1 PWR_WKUPEPR_WKUPEN1_Msk
14794#define PWR_WKUPEPR_WKUPEN_Pos (0U)
14795#define PWR_WKUPEPR_WKUPEN_Msk (0x3FUL << PWR_WKUPEPR_WKUPEN_Pos)
14796#define PWR_WKUPEPR_WKUPEN PWR_WKUPEPR_WKUPEN_Msk
14798/******************************************************************************/
14799/* */
14800/* Reset and Clock Control */
14801/* */
14802/******************************************************************************/
14803/******************************* RCC VERSION ********************************/
14804#define RCC_VER_3_0
14805
14806/******************** Bit definition for RCC_CR register ********************/
14807#define RCC_CR_HSION_Pos (0U)
14808#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)
14809#define RCC_CR_HSION RCC_CR_HSION_Msk
14810#define RCC_CR_HSIKERON_Pos (1U)
14811#define RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos)
14812#define RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk
14813#define RCC_CR_HSIRDY_Pos (2U)
14814#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)
14815#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
14816#define RCC_CR_HSIDIV_Pos (3U)
14817#define RCC_CR_HSIDIV_Msk (0x3UL << RCC_CR_HSIDIV_Pos)
14818#define RCC_CR_HSIDIV RCC_CR_HSIDIV_Msk
14819#define RCC_CR_HSIDIV_1 (0x0UL << RCC_CR_HSIDIV_Pos)
14820#define RCC_CR_HSIDIV_2 (0x1UL << RCC_CR_HSIDIV_Pos)
14821#define RCC_CR_HSIDIV_4 (0x2UL << RCC_CR_HSIDIV_Pos)
14822#define RCC_CR_HSIDIV_8 (0x3UL << RCC_CR_HSIDIV_Pos)
14824#define RCC_CR_HSIDIVF_Pos (5U)
14825#define RCC_CR_HSIDIVF_Msk (0x1UL << RCC_CR_HSIDIVF_Pos)
14826#define RCC_CR_HSIDIVF RCC_CR_HSIDIVF_Msk
14827#define RCC_CR_CSION_Pos (7U)
14828#define RCC_CR_CSION_Msk (0x1UL << RCC_CR_CSION_Pos)
14829#define RCC_CR_CSION RCC_CR_CSION_Msk
14830#define RCC_CR_CSIRDY_Pos (8U)
14831#define RCC_CR_CSIRDY_Msk (0x1UL << RCC_CR_CSIRDY_Pos)
14832#define RCC_CR_CSIRDY RCC_CR_CSIRDY_Msk
14833#define RCC_CR_CSIKERON_Pos (9U)
14834#define RCC_CR_CSIKERON_Msk (0x1UL << RCC_CR_CSIKERON_Pos)
14835#define RCC_CR_CSIKERON RCC_CR_CSIKERON_Msk
14836#define RCC_CR_HSI48ON_Pos (12U)
14837#define RCC_CR_HSI48ON_Msk (0x1UL << RCC_CR_HSI48ON_Pos)
14838#define RCC_CR_HSI48ON RCC_CR_HSI48ON_Msk
14839#define RCC_CR_HSI48RDY_Pos (13U)
14840#define RCC_CR_HSI48RDY_Msk (0x1UL << RCC_CR_HSI48RDY_Pos)
14841#define RCC_CR_HSI48RDY RCC_CR_HSI48RDY_Msk
14843#define RCC_CR_D1CKRDY_Pos (14U)
14844#define RCC_CR_D1CKRDY_Msk (0x1UL << RCC_CR_D1CKRDY_Pos)
14845#define RCC_CR_D1CKRDY RCC_CR_D1CKRDY_Msk
14846#define RCC_CR_D2CKRDY_Pos (15U)
14847#define RCC_CR_D2CKRDY_Msk (0x1UL << RCC_CR_D2CKRDY_Pos)
14848#define RCC_CR_D2CKRDY RCC_CR_D2CKRDY_Msk
14850#define RCC_CR_HSEON_Pos (16U)
14851#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)
14852#define RCC_CR_HSEON RCC_CR_HSEON_Msk
14853#define RCC_CR_HSERDY_Pos (17U)
14854#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)
14855#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
14856#define RCC_CR_HSEBYP_Pos (18U)
14857#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)
14858#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
14859#define RCC_CR_CSSHSEON_Pos (19U)
14860#define RCC_CR_CSSHSEON_Msk (0x1UL << RCC_CR_CSSHSEON_Pos)
14861#define RCC_CR_CSSHSEON RCC_CR_CSSHSEON_Msk
14864#define RCC_CR_PLL1ON_Pos (24U)
14865#define RCC_CR_PLL1ON_Msk (0x1UL << RCC_CR_PLL1ON_Pos)
14866#define RCC_CR_PLL1ON RCC_CR_PLL1ON_Msk
14867#define RCC_CR_PLL1RDY_Pos (25U)
14868#define RCC_CR_PLL1RDY_Msk (0x1UL << RCC_CR_PLL1RDY_Pos)
14869#define RCC_CR_PLL1RDY RCC_CR_PLL1RDY_Msk
14870#define RCC_CR_PLL2ON_Pos (26U)
14871#define RCC_CR_PLL2ON_Msk (0x1UL << RCC_CR_PLL2ON_Pos)
14872#define RCC_CR_PLL2ON RCC_CR_PLL2ON_Msk
14873#define RCC_CR_PLL2RDY_Pos (27U)
14874#define RCC_CR_PLL2RDY_Msk (0x1UL << RCC_CR_PLL2RDY_Pos)
14875#define RCC_CR_PLL2RDY RCC_CR_PLL2RDY_Msk
14876#define RCC_CR_PLL3ON_Pos (28U)
14877#define RCC_CR_PLL3ON_Msk (0x1UL << RCC_CR_PLL3ON_Pos)
14878#define RCC_CR_PLL3ON RCC_CR_PLL3ON_Msk
14879#define RCC_CR_PLL3RDY_Pos (29U)
14880#define RCC_CR_PLL3RDY_Msk (0x1UL << RCC_CR_PLL3RDY_Pos)
14881#define RCC_CR_PLL3RDY RCC_CR_PLL3RDY_Msk
14883/*Legacy */
14884#define RCC_CR_PLLON_Pos (24U)
14885#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)
14886#define RCC_CR_PLLON RCC_CR_PLLON_Msk
14887#define RCC_CR_PLLRDY_Pos (25U)
14888#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)
14889#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
14891/******************** Bit definition for RCC_HSICFGR register ***************/
14893#define RCC_HSICFGR_HSICAL_Pos (0U)
14894#define RCC_HSICFGR_HSICAL_Msk (0xFFFUL << RCC_HSICFGR_HSICAL_Pos)
14895#define RCC_HSICFGR_HSICAL RCC_HSICFGR_HSICAL_Msk
14896#define RCC_HSICFGR_HSICAL_0 (0x001UL << RCC_HSICFGR_HSICAL_Pos)
14897#define RCC_HSICFGR_HSICAL_1 (0x002UL << RCC_HSICFGR_HSICAL_Pos)
14898#define RCC_HSICFGR_HSICAL_2 (0x004UL << RCC_HSICFGR_HSICAL_Pos)
14899#define RCC_HSICFGR_HSICAL_3 (0x008UL << RCC_HSICFGR_HSICAL_Pos)
14900#define RCC_HSICFGR_HSICAL_4 (0x010UL << RCC_HSICFGR_HSICAL_Pos)
14901#define RCC_HSICFGR_HSICAL_5 (0x020UL << RCC_HSICFGR_HSICAL_Pos)
14902#define RCC_HSICFGR_HSICAL_6 (0x040UL << RCC_HSICFGR_HSICAL_Pos)
14903#define RCC_HSICFGR_HSICAL_7 (0x080UL << RCC_HSICFGR_HSICAL_Pos)
14904#define RCC_HSICFGR_HSICAL_8 (0x100UL << RCC_HSICFGR_HSICAL_Pos)
14905#define RCC_HSICFGR_HSICAL_9 (0x200UL << RCC_HSICFGR_HSICAL_Pos)
14906#define RCC_HSICFGR_HSICAL_10 (0x400UL << RCC_HSICFGR_HSICAL_Pos)
14907#define RCC_HSICFGR_HSICAL_11 (0x800UL << RCC_HSICFGR_HSICAL_Pos)
14910#define RCC_HSICFGR_HSITRIM_Pos (24U)
14911#define RCC_HSICFGR_HSITRIM_Msk (0x7FUL << RCC_HSICFGR_HSITRIM_Pos)
14912#define RCC_HSICFGR_HSITRIM RCC_HSICFGR_HSITRIM_Msk
14913#define RCC_HSICFGR_HSITRIM_0 (0x01UL << RCC_HSICFGR_HSITRIM_Pos)
14914#define RCC_HSICFGR_HSITRIM_1 (0x02UL << RCC_HSICFGR_HSITRIM_Pos)
14915#define RCC_HSICFGR_HSITRIM_2 (0x04UL << RCC_HSICFGR_HSITRIM_Pos)
14916#define RCC_HSICFGR_HSITRIM_3 (0x08UL << RCC_HSICFGR_HSITRIM_Pos)
14917#define RCC_HSICFGR_HSITRIM_4 (0x10UL << RCC_HSICFGR_HSITRIM_Pos)
14918#define RCC_HSICFGR_HSITRIM_5 (0x20UL << RCC_HSICFGR_HSITRIM_Pos)
14919#define RCC_HSICFGR_HSITRIM_6 (0x40UL << RCC_HSICFGR_HSITRIM_Pos)
14922/******************** Bit definition for RCC_CRRCR register *****************/
14923
14925#define RCC_CRRCR_HSI48CAL_Pos (0U)
14926#define RCC_CRRCR_HSI48CAL_Msk (0x3FFUL << RCC_CRRCR_HSI48CAL_Pos)
14927#define RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk
14928#define RCC_CRRCR_HSI48CAL_0 (0x001UL << RCC_CRRCR_HSI48CAL_Pos)
14929#define RCC_CRRCR_HSI48CAL_1 (0x002UL << RCC_CRRCR_HSI48CAL_Pos)
14930#define RCC_CRRCR_HSI48CAL_2 (0x004UL << RCC_CRRCR_HSI48CAL_Pos)
14931#define RCC_CRRCR_HSI48CAL_3 (0x008UL << RCC_CRRCR_HSI48CAL_Pos)
14932#define RCC_CRRCR_HSI48CAL_4 (0x010UL << RCC_CRRCR_HSI48CAL_Pos)
14933#define RCC_CRRCR_HSI48CAL_5 (0x020UL << RCC_CRRCR_HSI48CAL_Pos)
14934#define RCC_CRRCR_HSI48CAL_6 (0x040UL << RCC_CRRCR_HSI48CAL_Pos)
14935#define RCC_CRRCR_HSI48CAL_7 (0x080UL << RCC_CRRCR_HSI48CAL_Pos)
14936#define RCC_CRRCR_HSI48CAL_8 (0x100UL << RCC_CRRCR_HSI48CAL_Pos)
14937#define RCC_CRRCR_HSI48CAL_9 (0x200UL << RCC_CRRCR_HSI48CAL_Pos)
14940/******************** Bit definition for RCC_CSICFGR register *****************/
14942#define RCC_CSICFGR_CSICAL_Pos (0U)
14943#define RCC_CSICFGR_CSICAL_Msk (0xFFUL << RCC_CSICFGR_CSICAL_Pos)
14944#define RCC_CSICFGR_CSICAL RCC_CSICFGR_CSICAL_Msk
14945#define RCC_CSICFGR_CSICAL_0 (0x01UL << RCC_CSICFGR_CSICAL_Pos)
14946#define RCC_CSICFGR_CSICAL_1 (0x02UL << RCC_CSICFGR_CSICAL_Pos)
14947#define RCC_CSICFGR_CSICAL_2 (0x04UL << RCC_CSICFGR_CSICAL_Pos)
14948#define RCC_CSICFGR_CSICAL_3 (0x08UL << RCC_CSICFGR_CSICAL_Pos)
14949#define RCC_CSICFGR_CSICAL_4 (0x10UL << RCC_CSICFGR_CSICAL_Pos)
14950#define RCC_CSICFGR_CSICAL_5 (0x20UL << RCC_CSICFGR_CSICAL_Pos)
14951#define RCC_CSICFGR_CSICAL_6 (0x40UL << RCC_CSICFGR_CSICAL_Pos)
14952#define RCC_CSICFGR_CSICAL_7 (0x80UL << RCC_CSICFGR_CSICAL_Pos)
14955#define RCC_CSICFGR_CSITRIM_Pos (24U)
14956#define RCC_CSICFGR_CSITRIM_Msk (0x3FUL << RCC_CSICFGR_CSITRIM_Pos)
14957#define RCC_CSICFGR_CSITRIM RCC_CSICFGR_CSITRIM_Msk
14958#define RCC_CSICFGR_CSITRIM_0 (0x01UL << RCC_CSICFGR_CSITRIM_Pos)
14959#define RCC_CSICFGR_CSITRIM_1 (0x02UL << RCC_CSICFGR_CSITRIM_Pos)
14960#define RCC_CSICFGR_CSITRIM_2 (0x04UL << RCC_CSICFGR_CSITRIM_Pos)
14961#define RCC_CSICFGR_CSITRIM_3 (0x08UL << RCC_CSICFGR_CSITRIM_Pos)
14962#define RCC_CSICFGR_CSITRIM_4 (0x10UL << RCC_CSICFGR_CSITRIM_Pos)
14963#define RCC_CSICFGR_CSITRIM_5 (0x20UL << RCC_CSICFGR_CSITRIM_Pos)
14965/******************** Bit definition for RCC_CFGR register ******************/
14967#define RCC_CFGR_SW_Pos (0U)
14968#define RCC_CFGR_SW_Msk (0x7UL << RCC_CFGR_SW_Pos)
14969#define RCC_CFGR_SW RCC_CFGR_SW_Msk
14970#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)
14971#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)
14972#define RCC_CFGR_SW_2 (0x4UL << RCC_CFGR_SW_Pos)
14974#define RCC_CFGR_SW_HSI (0x00000000UL)
14975#define RCC_CFGR_SW_CSI (0x00000001UL)
14976#define RCC_CFGR_SW_HSE (0x00000002UL)
14977#define RCC_CFGR_SW_PLL1 (0x00000003UL)
14980#define RCC_CFGR_SWS_Pos (3U)
14981#define RCC_CFGR_SWS_Msk (0x7UL << RCC_CFGR_SWS_Pos)
14982#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk
14983#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)
14984#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)
14985#define RCC_CFGR_SWS_2 (0x4UL << RCC_CFGR_SWS_Pos)
14987#define RCC_CFGR_SWS_HSI (0x00000000UL)
14988#define RCC_CFGR_SWS_CSI (0x00000008UL)
14989#define RCC_CFGR_SWS_HSE (0x00000010UL)
14990#define RCC_CFGR_SWS_PLL1 (0x00000018UL)
14992#define RCC_CFGR_STOPWUCK_Pos (6U)
14993#define RCC_CFGR_STOPWUCK_Msk (0x1UL << RCC_CFGR_STOPWUCK_Pos)
14994#define RCC_CFGR_STOPWUCK RCC_CFGR_STOPWUCK_Msk
14996#define RCC_CFGR_STOPKERWUCK_Pos (7U)
14997#define RCC_CFGR_STOPKERWUCK_Msk (0x1UL << RCC_CFGR_STOPKERWUCK_Pos)
14998#define RCC_CFGR_STOPKERWUCK RCC_CFGR_STOPKERWUCK_Msk
15001#define RCC_CFGR_RTCPRE_Pos (8U)
15002#define RCC_CFGR_RTCPRE_Msk (0x3FUL << RCC_CFGR_RTCPRE_Pos)
15003#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
15004#define RCC_CFGR_RTCPRE_0 (0x1UL << RCC_CFGR_RTCPRE_Pos)
15005#define RCC_CFGR_RTCPRE_1 (0x2UL << RCC_CFGR_RTCPRE_Pos)
15006#define RCC_CFGR_RTCPRE_2 (0x4UL << RCC_CFGR_RTCPRE_Pos)
15007#define RCC_CFGR_RTCPRE_3 (0x8UL << RCC_CFGR_RTCPRE_Pos)
15008#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)
15009#define RCC_CFGR_RTCPRE_5 (0x20UL << RCC_CFGR_RTCPRE_Pos)
15013#define RCC_CFGR_TIMPRE_Pos (15U)
15014#define RCC_CFGR_TIMPRE_Msk (0x1UL << RCC_CFGR_TIMPRE_Pos)
15015#define RCC_CFGR_TIMPRE RCC_CFGR_TIMPRE_Msk
15018#define RCC_CFGR_MCO1_Pos (22U)
15019#define RCC_CFGR_MCO1_Msk (0x7UL << RCC_CFGR_MCO1_Pos)
15020#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
15021#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)
15022#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)
15023#define RCC_CFGR_MCO1_2 (0x4UL << RCC_CFGR_MCO1_Pos)
15025#define RCC_CFGR_MCO1PRE_Pos (18U)
15026#define RCC_CFGR_MCO1PRE_Msk (0xFUL << RCC_CFGR_MCO1PRE_Pos)
15027#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
15028#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)
15029#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)
15030#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)
15031#define RCC_CFGR_MCO1PRE_3 (0x8UL << RCC_CFGR_MCO1PRE_Pos)
15033#define RCC_CFGR_MCO2PRE_Pos (25U)
15034#define RCC_CFGR_MCO2PRE_Msk (0xFUL << RCC_CFGR_MCO2PRE_Pos)
15035#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
15036#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)
15037#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)
15038#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)
15039#define RCC_CFGR_MCO2PRE_3 (0x8UL << RCC_CFGR_MCO2PRE_Pos)
15041#define RCC_CFGR_MCO2_Pos (29U)
15042#define RCC_CFGR_MCO2_Msk (0x7UL << RCC_CFGR_MCO2_Pos)
15043#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
15044#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)
15045#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)
15046#define RCC_CFGR_MCO2_2 (0x4UL << RCC_CFGR_MCO2_Pos)
15048/******************** Bit definition for RCC_D1CFGR register ******************/
15050#define RCC_D1CFGR_HPRE_Pos (0U)
15051#define RCC_D1CFGR_HPRE_Msk (0xFUL << RCC_D1CFGR_HPRE_Pos)
15052#define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk
15053#define RCC_D1CFGR_HPRE_0 (0x1UL << RCC_D1CFGR_HPRE_Pos)
15054#define RCC_D1CFGR_HPRE_1 (0x2UL << RCC_D1CFGR_HPRE_Pos)
15055#define RCC_D1CFGR_HPRE_2 (0x4UL << RCC_D1CFGR_HPRE_Pos)
15056#define RCC_D1CFGR_HPRE_3 (0x8UL << RCC_D1CFGR_HPRE_Pos)
15059#define RCC_D1CFGR_HPRE_DIV1 (0U)
15060#define RCC_D1CFGR_HPRE_DIV2_Pos (3U)
15061#define RCC_D1CFGR_HPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_HPRE_DIV2_Pos)
15062#define RCC_D1CFGR_HPRE_DIV2 RCC_D1CFGR_HPRE_DIV2_Msk
15063#define RCC_D1CFGR_HPRE_DIV4_Pos (0U)
15064#define RCC_D1CFGR_HPRE_DIV4_Msk (0x9UL << RCC_D1CFGR_HPRE_DIV4_Pos)
15065#define RCC_D1CFGR_HPRE_DIV4 RCC_D1CFGR_HPRE_DIV4_Msk
15066#define RCC_D1CFGR_HPRE_DIV8_Pos (1U)
15067#define RCC_D1CFGR_HPRE_DIV8_Msk (0x5UL << RCC_D1CFGR_HPRE_DIV8_Pos)
15068#define RCC_D1CFGR_HPRE_DIV8 RCC_D1CFGR_HPRE_DIV8_Msk
15069#define RCC_D1CFGR_HPRE_DIV16_Pos (0U)
15070#define RCC_D1CFGR_HPRE_DIV16_Msk (0xBUL << RCC_D1CFGR_HPRE_DIV16_Pos)
15071#define RCC_D1CFGR_HPRE_DIV16 RCC_D1CFGR_HPRE_DIV16_Msk
15072#define RCC_D1CFGR_HPRE_DIV64_Pos (2U)
15073#define RCC_D1CFGR_HPRE_DIV64_Msk (0x3UL << RCC_D1CFGR_HPRE_DIV64_Pos)
15074#define RCC_D1CFGR_HPRE_DIV64 RCC_D1CFGR_HPRE_DIV64_Msk
15075#define RCC_D1CFGR_HPRE_DIV128_Pos (0U)
15076#define RCC_D1CFGR_HPRE_DIV128_Msk (0xDUL << RCC_D1CFGR_HPRE_DIV128_Pos)
15077#define RCC_D1CFGR_HPRE_DIV128 RCC_D1CFGR_HPRE_DIV128_Msk
15078#define RCC_D1CFGR_HPRE_DIV256_Pos (1U)
15079#define RCC_D1CFGR_HPRE_DIV256_Msk (0x7UL << RCC_D1CFGR_HPRE_DIV256_Pos)
15080#define RCC_D1CFGR_HPRE_DIV256 RCC_D1CFGR_HPRE_DIV256_Msk
15081#define RCC_D1CFGR_HPRE_DIV512_Pos (0U)
15082#define RCC_D1CFGR_HPRE_DIV512_Msk (0xFUL << RCC_D1CFGR_HPRE_DIV512_Pos)
15083#define RCC_D1CFGR_HPRE_DIV512 RCC_D1CFGR_HPRE_DIV512_Msk
15086#define RCC_D1CFGR_D1PPRE_Pos (4U)
15087#define RCC_D1CFGR_D1PPRE_Msk (0x7UL << RCC_D1CFGR_D1PPRE_Pos)
15088#define RCC_D1CFGR_D1PPRE RCC_D1CFGR_D1PPRE_Msk
15089#define RCC_D1CFGR_D1PPRE_0 (0x1UL << RCC_D1CFGR_D1PPRE_Pos)
15090#define RCC_D1CFGR_D1PPRE_1 (0x2UL << RCC_D1CFGR_D1PPRE_Pos)
15091#define RCC_D1CFGR_D1PPRE_2 (0x4UL << RCC_D1CFGR_D1PPRE_Pos)
15093#define RCC_D1CFGR_D1PPRE_DIV1 (0U)
15094#define RCC_D1CFGR_D1PPRE_DIV2_Pos (6U)
15095#define RCC_D1CFGR_D1PPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_D1PPRE_DIV2_Pos)
15096#define RCC_D1CFGR_D1PPRE_DIV2 RCC_D1CFGR_D1PPRE_DIV2_Msk
15097#define RCC_D1CFGR_D1PPRE_DIV4_Pos (4U)
15098#define RCC_D1CFGR_D1PPRE_DIV4_Msk (0x5UL << RCC_D1CFGR_D1PPRE_DIV4_Pos)
15099#define RCC_D1CFGR_D1PPRE_DIV4 RCC_D1CFGR_D1PPRE_DIV4_Msk
15100#define RCC_D1CFGR_D1PPRE_DIV8_Pos (5U)
15101#define RCC_D1CFGR_D1PPRE_DIV8_Msk (0x3UL << RCC_D1CFGR_D1PPRE_DIV8_Pos)
15102#define RCC_D1CFGR_D1PPRE_DIV8 RCC_D1CFGR_D1PPRE_DIV8_Msk
15103#define RCC_D1CFGR_D1PPRE_DIV16_Pos (4U)
15104#define RCC_D1CFGR_D1PPRE_DIV16_Msk (0x7UL << RCC_D1CFGR_D1PPRE_DIV16_Pos)
15105#define RCC_D1CFGR_D1PPRE_DIV16 RCC_D1CFGR_D1PPRE_DIV16_Msk
15107#define RCC_D1CFGR_D1CPRE_Pos (8U)
15108#define RCC_D1CFGR_D1CPRE_Msk (0xFUL << RCC_D1CFGR_D1CPRE_Pos)
15109#define RCC_D1CFGR_D1CPRE RCC_D1CFGR_D1CPRE_Msk
15110#define RCC_D1CFGR_D1CPRE_0 (0x1UL << RCC_D1CFGR_D1CPRE_Pos)
15111#define RCC_D1CFGR_D1CPRE_1 (0x2UL << RCC_D1CFGR_D1CPRE_Pos)
15112#define RCC_D1CFGR_D1CPRE_2 (0x4UL << RCC_D1CFGR_D1CPRE_Pos)
15113#define RCC_D1CFGR_D1CPRE_3 (0x8UL << RCC_D1CFGR_D1CPRE_Pos)
15115#define RCC_D1CFGR_D1CPRE_DIV1 (0U)
15116#define RCC_D1CFGR_D1CPRE_DIV2_Pos (11U)
15117#define RCC_D1CFGR_D1CPRE_DIV2_Msk (0x1UL << RCC_D1CFGR_D1CPRE_DIV2_Pos)
15118#define RCC_D1CFGR_D1CPRE_DIV2 RCC_D1CFGR_D1CPRE_DIV2_Msk
15119#define RCC_D1CFGR_D1CPRE_DIV4_Pos (8U)
15120#define RCC_D1CFGR_D1CPRE_DIV4_Msk (0x9UL << RCC_D1CFGR_D1CPRE_DIV4_Pos)
15121#define RCC_D1CFGR_D1CPRE_DIV4 RCC_D1CFGR_D1CPRE_DIV4_Msk
15122#define RCC_D1CFGR_D1CPRE_DIV8_Pos (9U)
15123#define RCC_D1CFGR_D1CPRE_DIV8_Msk (0x5UL << RCC_D1CFGR_D1CPRE_DIV8_Pos)
15124#define RCC_D1CFGR_D1CPRE_DIV8 RCC_D1CFGR_D1CPRE_DIV8_Msk
15125#define RCC_D1CFGR_D1CPRE_DIV16_Pos (8U)
15126#define RCC_D1CFGR_D1CPRE_DIV16_Msk (0xBUL << RCC_D1CFGR_D1CPRE_DIV16_Pos)
15127#define RCC_D1CFGR_D1CPRE_DIV16 RCC_D1CFGR_D1CPRE_DIV16_Msk
15128#define RCC_D1CFGR_D1CPRE_DIV64_Pos (10U)
15129#define RCC_D1CFGR_D1CPRE_DIV64_Msk (0x3UL << RCC_D1CFGR_D1CPRE_DIV64_Pos)
15130#define RCC_D1CFGR_D1CPRE_DIV64 RCC_D1CFGR_D1CPRE_DIV64_Msk
15131#define RCC_D1CFGR_D1CPRE_DIV128_Pos (8U)
15132#define RCC_D1CFGR_D1CPRE_DIV128_Msk (0xDUL << RCC_D1CFGR_D1CPRE_DIV128_Pos)
15133#define RCC_D1CFGR_D1CPRE_DIV128 RCC_D1CFGR_D1CPRE_DIV128_Msk
15134#define RCC_D1CFGR_D1CPRE_DIV256_Pos (9U)
15135#define RCC_D1CFGR_D1CPRE_DIV256_Msk (0x7UL << RCC_D1CFGR_D1CPRE_DIV256_Pos)
15136#define RCC_D1CFGR_D1CPRE_DIV256 RCC_D1CFGR_D1CPRE_DIV256_Msk
15137#define RCC_D1CFGR_D1CPRE_DIV512_Pos (8U)
15138#define RCC_D1CFGR_D1CPRE_DIV512_Msk (0xFUL << RCC_D1CFGR_D1CPRE_DIV512_Pos)
15139#define RCC_D1CFGR_D1CPRE_DIV512 RCC_D1CFGR_D1CPRE_DIV512_Msk
15141/******************** Bit definition for RCC_D2CFGR register ******************/
15143#define RCC_D2CFGR_D2PPRE1_Pos (4U)
15144#define RCC_D2CFGR_D2PPRE1_Msk (0x7UL << RCC_D2CFGR_D2PPRE1_Pos)
15145#define RCC_D2CFGR_D2PPRE1 RCC_D2CFGR_D2PPRE1_Msk
15146#define RCC_D2CFGR_D2PPRE1_0 (0x1UL << RCC_D2CFGR_D2PPRE1_Pos)
15147#define RCC_D2CFGR_D2PPRE1_1 (0x2UL << RCC_D2CFGR_D2PPRE1_Pos)
15148#define RCC_D2CFGR_D2PPRE1_2 (0x4UL << RCC_D2CFGR_D2PPRE1_Pos)
15150#define RCC_D2CFGR_D2PPRE1_DIV1 (0U)
15151#define RCC_D2CFGR_D2PPRE1_DIV2_Pos (6U)
15152#define RCC_D2CFGR_D2PPRE1_DIV2_Msk (0x1UL << RCC_D2CFGR_D2PPRE1_DIV2_Pos)
15153#define RCC_D2CFGR_D2PPRE1_DIV2 RCC_D2CFGR_D2PPRE1_DIV2_Msk
15154#define RCC_D2CFGR_D2PPRE1_DIV4_Pos (4U)
15155#define RCC_D2CFGR_D2PPRE1_DIV4_Msk (0x5UL << RCC_D2CFGR_D2PPRE1_DIV4_Pos)
15156#define RCC_D2CFGR_D2PPRE1_DIV4 RCC_D2CFGR_D2PPRE1_DIV4_Msk
15157#define RCC_D2CFGR_D2PPRE1_DIV8_Pos (5U)
15158#define RCC_D2CFGR_D2PPRE1_DIV8_Msk (0x3UL << RCC_D2CFGR_D2PPRE1_DIV8_Pos)
15159#define RCC_D2CFGR_D2PPRE1_DIV8 RCC_D2CFGR_D2PPRE1_DIV8_Msk
15160#define RCC_D2CFGR_D2PPRE1_DIV16_Pos (4U)
15161#define RCC_D2CFGR_D2PPRE1_DIV16_Msk (0x7UL << RCC_D2CFGR_D2PPRE1_DIV16_Pos)
15162#define RCC_D2CFGR_D2PPRE1_DIV16 RCC_D2CFGR_D2PPRE1_DIV16_Msk
15165#define RCC_D2CFGR_D2PPRE2_Pos (8U)
15166#define RCC_D2CFGR_D2PPRE2_Msk (0x7UL << RCC_D2CFGR_D2PPRE2_Pos)
15167#define RCC_D2CFGR_D2PPRE2 RCC_D2CFGR_D2PPRE2_Msk
15168#define RCC_D2CFGR_D2PPRE2_0 (0x1UL << RCC_D2CFGR_D2PPRE2_Pos)
15169#define RCC_D2CFGR_D2PPRE2_1 (0x2UL << RCC_D2CFGR_D2PPRE2_Pos)
15170#define RCC_D2CFGR_D2PPRE2_2 (0x4UL << RCC_D2CFGR_D2PPRE2_Pos)
15172#define RCC_D2CFGR_D2PPRE2_DIV1 (0U)
15173#define RCC_D2CFGR_D2PPRE2_DIV2_Pos (10U)
15174#define RCC_D2CFGR_D2PPRE2_DIV2_Msk (0x1UL << RCC_D2CFGR_D2PPRE2_DIV2_Pos)
15175#define RCC_D2CFGR_D2PPRE2_DIV2 RCC_D2CFGR_D2PPRE2_DIV2_Msk
15176#define RCC_D2CFGR_D2PPRE2_DIV4_Pos (8U)
15177#define RCC_D2CFGR_D2PPRE2_DIV4_Msk (0x5UL << RCC_D2CFGR_D2PPRE2_DIV4_Pos)
15178#define RCC_D2CFGR_D2PPRE2_DIV4 RCC_D2CFGR_D2PPRE2_DIV4_Msk
15179#define RCC_D2CFGR_D2PPRE2_DIV8_Pos (9U)
15180#define RCC_D2CFGR_D2PPRE2_DIV8_Msk (0x3UL << RCC_D2CFGR_D2PPRE2_DIV8_Pos)
15181#define RCC_D2CFGR_D2PPRE2_DIV8 RCC_D2CFGR_D2PPRE2_DIV8_Msk
15182#define RCC_D2CFGR_D2PPRE2_DIV16_Pos (8U)
15183#define RCC_D2CFGR_D2PPRE2_DIV16_Msk (0x7UL << RCC_D2CFGR_D2PPRE2_DIV16_Pos)
15184#define RCC_D2CFGR_D2PPRE2_DIV16 RCC_D2CFGR_D2PPRE2_DIV16_Msk
15186/******************** Bit definition for RCC_D3CFGR register ******************/
15188#define RCC_D3CFGR_D3PPRE_Pos (4U)
15189#define RCC_D3CFGR_D3PPRE_Msk (0x7UL << RCC_D3CFGR_D3PPRE_Pos)
15190#define RCC_D3CFGR_D3PPRE RCC_D3CFGR_D3PPRE_Msk
15191#define RCC_D3CFGR_D3PPRE_0 (0x1UL << RCC_D3CFGR_D3PPRE_Pos)
15192#define RCC_D3CFGR_D3PPRE_1 (0x2UL << RCC_D3CFGR_D3PPRE_Pos)
15193#define RCC_D3CFGR_D3PPRE_2 (0x4UL << RCC_D3CFGR_D3PPRE_Pos)
15195#define RCC_D3CFGR_D3PPRE_DIV1 (0U)
15196#define RCC_D3CFGR_D3PPRE_DIV2_Pos (6U)
15197#define RCC_D3CFGR_D3PPRE_DIV2_Msk (0x1UL << RCC_D3CFGR_D3PPRE_DIV2_Pos)
15198#define RCC_D3CFGR_D3PPRE_DIV2 RCC_D3CFGR_D3PPRE_DIV2_Msk
15199#define RCC_D3CFGR_D3PPRE_DIV4_Pos (4U)
15200#define RCC_D3CFGR_D3PPRE_DIV4_Msk (0x5UL << RCC_D3CFGR_D3PPRE_DIV4_Pos)
15201#define RCC_D3CFGR_D3PPRE_DIV4 RCC_D3CFGR_D3PPRE_DIV4_Msk
15202#define RCC_D3CFGR_D3PPRE_DIV8_Pos (5U)
15203#define RCC_D3CFGR_D3PPRE_DIV8_Msk (0x3UL << RCC_D3CFGR_D3PPRE_DIV8_Pos)
15204#define RCC_D3CFGR_D3PPRE_DIV8 RCC_D3CFGR_D3PPRE_DIV8_Msk
15205#define RCC_D3CFGR_D3PPRE_DIV16_Pos (4U)
15206#define RCC_D3CFGR_D3PPRE_DIV16_Msk (0x7UL << RCC_D3CFGR_D3PPRE_DIV16_Pos)
15207#define RCC_D3CFGR_D3PPRE_DIV16 RCC_D3CFGR_D3PPRE_DIV16_Msk
15209/******************** Bit definition for RCC_PLLCKSELR register *************/
15210
15211#define RCC_PLLCKSELR_PLLSRC_Pos (0U)
15212#define RCC_PLLCKSELR_PLLSRC_Msk (0x3UL << RCC_PLLCKSELR_PLLSRC_Pos)
15213#define RCC_PLLCKSELR_PLLSRC RCC_PLLCKSELR_PLLSRC_Msk
15214
15215#define RCC_PLLCKSELR_PLLSRC_HSI (0U)
15216#define RCC_PLLCKSELR_PLLSRC_CSI_Pos (0U)
15217#define RCC_PLLCKSELR_PLLSRC_CSI_Msk (0x1UL << RCC_PLLCKSELR_PLLSRC_CSI_Pos)
15218#define RCC_PLLCKSELR_PLLSRC_CSI RCC_PLLCKSELR_PLLSRC_CSI_Msk
15219#define RCC_PLLCKSELR_PLLSRC_HSE_Pos (1U)
15220#define RCC_PLLCKSELR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCKSELR_PLLSRC_HSE_Pos)
15221#define RCC_PLLCKSELR_PLLSRC_HSE RCC_PLLCKSELR_PLLSRC_HSE_Msk
15222#define RCC_PLLCKSELR_PLLSRC_NONE_Pos (0U)
15223#define RCC_PLLCKSELR_PLLSRC_NONE_Msk (0x3UL << RCC_PLLCKSELR_PLLSRC_NONE_Pos)
15224#define RCC_PLLCKSELR_PLLSRC_NONE RCC_PLLCKSELR_PLLSRC_NONE_Msk
15226#define RCC_PLLCKSELR_DIVM1_Pos (4U)
15227#define RCC_PLLCKSELR_DIVM1_Msk (0x3FUL << RCC_PLLCKSELR_DIVM1_Pos)
15228#define RCC_PLLCKSELR_DIVM1 RCC_PLLCKSELR_DIVM1_Msk
15229#define RCC_PLLCKSELR_DIVM1_0 (0x01UL << RCC_PLLCKSELR_DIVM1_Pos)
15230#define RCC_PLLCKSELR_DIVM1_1 (0x02UL << RCC_PLLCKSELR_DIVM1_Pos)
15231#define RCC_PLLCKSELR_DIVM1_2 (0x04UL << RCC_PLLCKSELR_DIVM1_Pos)
15232#define RCC_PLLCKSELR_DIVM1_3 (0x08UL << RCC_PLLCKSELR_DIVM1_Pos)
15233#define RCC_PLLCKSELR_DIVM1_4 (0x10UL << RCC_PLLCKSELR_DIVM1_Pos)
15234#define RCC_PLLCKSELR_DIVM1_5 (0x20UL << RCC_PLLCKSELR_DIVM1_Pos)
15236#define RCC_PLLCKSELR_DIVM2_Pos (12U)
15237#define RCC_PLLCKSELR_DIVM2_Msk (0x3FUL << RCC_PLLCKSELR_DIVM2_Pos)
15238#define RCC_PLLCKSELR_DIVM2 RCC_PLLCKSELR_DIVM2_Msk
15239#define RCC_PLLCKSELR_DIVM2_0 (0x01UL << RCC_PLLCKSELR_DIVM2_Pos)
15240#define RCC_PLLCKSELR_DIVM2_1 (0x02UL << RCC_PLLCKSELR_DIVM2_Pos)
15241#define RCC_PLLCKSELR_DIVM2_2 (0x04UL << RCC_PLLCKSELR_DIVM2_Pos)
15242#define RCC_PLLCKSELR_DIVM2_3 (0x08UL << RCC_PLLCKSELR_DIVM2_Pos)
15243#define RCC_PLLCKSELR_DIVM2_4 (0x10UL << RCC_PLLCKSELR_DIVM2_Pos)
15244#define RCC_PLLCKSELR_DIVM2_5 (0x20UL << RCC_PLLCKSELR_DIVM2_Pos)
15246#define RCC_PLLCKSELR_DIVM3_Pos (20U)
15247#define RCC_PLLCKSELR_DIVM3_Msk (0x3FUL << RCC_PLLCKSELR_DIVM3_Pos)
15248#define RCC_PLLCKSELR_DIVM3 RCC_PLLCKSELR_DIVM3_Msk
15249#define RCC_PLLCKSELR_DIVM3_0 (0x01UL << RCC_PLLCKSELR_DIVM3_Pos)
15250#define RCC_PLLCKSELR_DIVM3_1 (0x02UL << RCC_PLLCKSELR_DIVM3_Pos)
15251#define RCC_PLLCKSELR_DIVM3_2 (0x04UL << RCC_PLLCKSELR_DIVM3_Pos)
15252#define RCC_PLLCKSELR_DIVM3_3 (0x08UL << RCC_PLLCKSELR_DIVM3_Pos)
15253#define RCC_PLLCKSELR_DIVM3_4 (0x10UL << RCC_PLLCKSELR_DIVM3_Pos)
15254#define RCC_PLLCKSELR_DIVM3_5 (0x20UL << RCC_PLLCKSELR_DIVM3_Pos)
15256/******************** Bit definition for RCC_PLLCFGR register ***************/
15257
15258#define RCC_PLLCFGR_PLL1FRACEN_Pos (0U)
15259#define RCC_PLLCFGR_PLL1FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL1FRACEN_Pos)
15260#define RCC_PLLCFGR_PLL1FRACEN RCC_PLLCFGR_PLL1FRACEN_Msk
15261#define RCC_PLLCFGR_PLL1VCOSEL_Pos (1U)
15262#define RCC_PLLCFGR_PLL1VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL1VCOSEL_Pos)
15263#define RCC_PLLCFGR_PLL1VCOSEL RCC_PLLCFGR_PLL1VCOSEL_Msk
15264#define RCC_PLLCFGR_PLL1RGE_Pos (2U)
15265#define RCC_PLLCFGR_PLL1RGE_Msk (0x3UL << RCC_PLLCFGR_PLL1RGE_Pos)
15266#define RCC_PLLCFGR_PLL1RGE RCC_PLLCFGR_PLL1RGE_Msk
15267#define RCC_PLLCFGR_PLL1RGE_0 (0x0UL << RCC_PLLCFGR_PLL1RGE_Pos)
15268#define RCC_PLLCFGR_PLL1RGE_1 (0x1UL << RCC_PLLCFGR_PLL1RGE_Pos)
15269#define RCC_PLLCFGR_PLL1RGE_2 (0x2UL << RCC_PLLCFGR_PLL1RGE_Pos)
15270#define RCC_PLLCFGR_PLL1RGE_3 (0x3UL << RCC_PLLCFGR_PLL1RGE_Pos)
15272#define RCC_PLLCFGR_PLL2FRACEN_Pos (4U)
15273#define RCC_PLLCFGR_PLL2FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL2FRACEN_Pos)
15274#define RCC_PLLCFGR_PLL2FRACEN RCC_PLLCFGR_PLL2FRACEN_Msk
15275#define RCC_PLLCFGR_PLL2VCOSEL_Pos (5U)
15276#define RCC_PLLCFGR_PLL2VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL2VCOSEL_Pos)
15277#define RCC_PLLCFGR_PLL2VCOSEL RCC_PLLCFGR_PLL2VCOSEL_Msk
15278#define RCC_PLLCFGR_PLL2RGE_Pos (6U)
15279#define RCC_PLLCFGR_PLL2RGE_Msk (0x3UL << RCC_PLLCFGR_PLL2RGE_Pos)
15280#define RCC_PLLCFGR_PLL2RGE RCC_PLLCFGR_PLL2RGE_Msk
15281#define RCC_PLLCFGR_PLL2RGE_0 (0x0UL << RCC_PLLCFGR_PLL2RGE_Pos)
15282#define RCC_PLLCFGR_PLL2RGE_1 (0x1UL << RCC_PLLCFGR_PLL2RGE_Pos)
15283#define RCC_PLLCFGR_PLL2RGE_2 (0x2UL << RCC_PLLCFGR_PLL2RGE_Pos)
15284#define RCC_PLLCFGR_PLL2RGE_3 (0x3UL << RCC_PLLCFGR_PLL2RGE_Pos)
15286#define RCC_PLLCFGR_PLL3FRACEN_Pos (8U)
15287#define RCC_PLLCFGR_PLL3FRACEN_Msk (0x1UL << RCC_PLLCFGR_PLL3FRACEN_Pos)
15288#define RCC_PLLCFGR_PLL3FRACEN RCC_PLLCFGR_PLL3FRACEN_Msk
15289#define RCC_PLLCFGR_PLL3VCOSEL_Pos (9U)
15290#define RCC_PLLCFGR_PLL3VCOSEL_Msk (0x1UL << RCC_PLLCFGR_PLL3VCOSEL_Pos)
15291#define RCC_PLLCFGR_PLL3VCOSEL RCC_PLLCFGR_PLL3VCOSEL_Msk
15292#define RCC_PLLCFGR_PLL3RGE_Pos (10U)
15293#define RCC_PLLCFGR_PLL3RGE_Msk (0x3UL << RCC_PLLCFGR_PLL3RGE_Pos)
15294#define RCC_PLLCFGR_PLL3RGE RCC_PLLCFGR_PLL3RGE_Msk
15295#define RCC_PLLCFGR_PLL3RGE_0 (0x0UL << RCC_PLLCFGR_PLL3RGE_Pos)
15296#define RCC_PLLCFGR_PLL3RGE_1 (0x1UL << RCC_PLLCFGR_PLL3RGE_Pos)
15297#define RCC_PLLCFGR_PLL3RGE_2 (0x2UL << RCC_PLLCFGR_PLL3RGE_Pos)
15298#define RCC_PLLCFGR_PLL3RGE_3 (0x3UL << RCC_PLLCFGR_PLL3RGE_Pos)
15300#define RCC_PLLCFGR_DIVP1EN_Pos (16U)
15301#define RCC_PLLCFGR_DIVP1EN_Msk (0x1UL << RCC_PLLCFGR_DIVP1EN_Pos)
15302#define RCC_PLLCFGR_DIVP1EN RCC_PLLCFGR_DIVP1EN_Msk
15303#define RCC_PLLCFGR_DIVQ1EN_Pos (17U)
15304#define RCC_PLLCFGR_DIVQ1EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ1EN_Pos)
15305#define RCC_PLLCFGR_DIVQ1EN RCC_PLLCFGR_DIVQ1EN_Msk
15306#define RCC_PLLCFGR_DIVR1EN_Pos (18U)
15307#define RCC_PLLCFGR_DIVR1EN_Msk (0x1UL << RCC_PLLCFGR_DIVR1EN_Pos)
15308#define RCC_PLLCFGR_DIVR1EN RCC_PLLCFGR_DIVR1EN_Msk
15309
15310#define RCC_PLLCFGR_DIVP2EN_Pos (19U)
15311#define RCC_PLLCFGR_DIVP2EN_Msk (0x1UL << RCC_PLLCFGR_DIVP2EN_Pos)
15312#define RCC_PLLCFGR_DIVP2EN RCC_PLLCFGR_DIVP2EN_Msk
15313#define RCC_PLLCFGR_DIVQ2EN_Pos (20U)
15314#define RCC_PLLCFGR_DIVQ2EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ2EN_Pos)
15315#define RCC_PLLCFGR_DIVQ2EN RCC_PLLCFGR_DIVQ2EN_Msk
15316#define RCC_PLLCFGR_DIVR2EN_Pos (21U)
15317#define RCC_PLLCFGR_DIVR2EN_Msk (0x1UL << RCC_PLLCFGR_DIVR2EN_Pos)
15318#define RCC_PLLCFGR_DIVR2EN RCC_PLLCFGR_DIVR2EN_Msk
15319
15320#define RCC_PLLCFGR_DIVP3EN_Pos (22U)
15321#define RCC_PLLCFGR_DIVP3EN_Msk (0x1UL << RCC_PLLCFGR_DIVP3EN_Pos)
15322#define RCC_PLLCFGR_DIVP3EN RCC_PLLCFGR_DIVP3EN_Msk
15323#define RCC_PLLCFGR_DIVQ3EN_Pos (23U)
15324#define RCC_PLLCFGR_DIVQ3EN_Msk (0x1UL << RCC_PLLCFGR_DIVQ3EN_Pos)
15325#define RCC_PLLCFGR_DIVQ3EN RCC_PLLCFGR_DIVQ3EN_Msk
15326#define RCC_PLLCFGR_DIVR3EN_Pos (24U)
15327#define RCC_PLLCFGR_DIVR3EN_Msk (0x1UL << RCC_PLLCFGR_DIVR3EN_Pos)
15328#define RCC_PLLCFGR_DIVR3EN RCC_PLLCFGR_DIVR3EN_Msk
15329
15330
15331/******************** Bit definition for RCC_PLL1DIVR register ***************/
15332#define RCC_PLL1DIVR_N1_Pos (0U)
15333#define RCC_PLL1DIVR_N1_Msk (0x1FFUL << RCC_PLL1DIVR_N1_Pos)
15334#define RCC_PLL1DIVR_N1 RCC_PLL1DIVR_N1_Msk
15335#define RCC_PLL1DIVR_P1_Pos (9U)
15336#define RCC_PLL1DIVR_P1_Msk (0x7FUL << RCC_PLL1DIVR_P1_Pos)
15337#define RCC_PLL1DIVR_P1 RCC_PLL1DIVR_P1_Msk
15338#define RCC_PLL1DIVR_Q1_Pos (16U)
15339#define RCC_PLL1DIVR_Q1_Msk (0x7FUL << RCC_PLL1DIVR_Q1_Pos)
15340#define RCC_PLL1DIVR_Q1 RCC_PLL1DIVR_Q1_Msk
15341#define RCC_PLL1DIVR_R1_Pos (24U)
15342#define RCC_PLL1DIVR_R1_Msk (0x7FUL << RCC_PLL1DIVR_R1_Pos)
15343#define RCC_PLL1DIVR_R1 RCC_PLL1DIVR_R1_Msk
15344
15345/******************** Bit definition for RCC_PLL1FRACR register ***************/
15346#define RCC_PLL1FRACR_FRACN1_Pos (3U)
15347#define RCC_PLL1FRACR_FRACN1_Msk (0x1FFFUL << RCC_PLL1FRACR_FRACN1_Pos)
15348#define RCC_PLL1FRACR_FRACN1 RCC_PLL1FRACR_FRACN1_Msk
15349
15350/******************** Bit definition for RCC_PLL2DIVR register ***************/
15351#define RCC_PLL2DIVR_N2_Pos (0U)
15352#define RCC_PLL2DIVR_N2_Msk (0x1FFUL << RCC_PLL2DIVR_N2_Pos)
15353#define RCC_PLL2DIVR_N2 RCC_PLL2DIVR_N2_Msk
15354#define RCC_PLL2DIVR_P2_Pos (9U)
15355#define RCC_PLL2DIVR_P2_Msk (0x7FUL << RCC_PLL2DIVR_P2_Pos)
15356#define RCC_PLL2DIVR_P2 RCC_PLL2DIVR_P2_Msk
15357#define RCC_PLL2DIVR_Q2_Pos (16U)
15358#define RCC_PLL2DIVR_Q2_Msk (0x7FUL << RCC_PLL2DIVR_Q2_Pos)
15359#define RCC_PLL2DIVR_Q2 RCC_PLL2DIVR_Q2_Msk
15360#define RCC_PLL2DIVR_R2_Pos (24U)
15361#define RCC_PLL2DIVR_R2_Msk (0x7FUL << RCC_PLL2DIVR_R2_Pos)
15362#define RCC_PLL2DIVR_R2 RCC_PLL2DIVR_R2_Msk
15363
15364/******************** Bit definition for RCC_PLL2FRACR register ***************/
15365#define RCC_PLL2FRACR_FRACN2_Pos (3U)
15366#define RCC_PLL2FRACR_FRACN2_Msk (0x1FFFUL << RCC_PLL2FRACR_FRACN2_Pos)
15367#define RCC_PLL2FRACR_FRACN2 RCC_PLL2FRACR_FRACN2_Msk
15368
15369/******************** Bit definition for RCC_PLL3DIVR register ***************/
15370#define RCC_PLL3DIVR_N3_Pos (0U)
15371#define RCC_PLL3DIVR_N3_Msk (0x1FFUL << RCC_PLL3DIVR_N3_Pos)
15372#define RCC_PLL3DIVR_N3 RCC_PLL3DIVR_N3_Msk
15373#define RCC_PLL3DIVR_P3_Pos (9U)
15374#define RCC_PLL3DIVR_P3_Msk (0x7FUL << RCC_PLL3DIVR_P3_Pos)
15375#define RCC_PLL3DIVR_P3 RCC_PLL3DIVR_P3_Msk
15376#define RCC_PLL3DIVR_Q3_Pos (16U)
15377#define RCC_PLL3DIVR_Q3_Msk (0x7FUL << RCC_PLL3DIVR_Q3_Pos)
15378#define RCC_PLL3DIVR_Q3 RCC_PLL3DIVR_Q3_Msk
15379#define RCC_PLL3DIVR_R3_Pos (24U)
15380#define RCC_PLL3DIVR_R3_Msk (0x7FUL << RCC_PLL3DIVR_R3_Pos)
15381#define RCC_PLL3DIVR_R3 RCC_PLL3DIVR_R3_Msk
15382
15383/******************** Bit definition for RCC_PLL3FRACR register ***************/
15384#define RCC_PLL3FRACR_FRACN3_Pos (3U)
15385#define RCC_PLL3FRACR_FRACN3_Msk (0x1FFFUL << RCC_PLL3FRACR_FRACN3_Pos)
15386#define RCC_PLL3FRACR_FRACN3 RCC_PLL3FRACR_FRACN3_Msk
15387
15388/******************** Bit definition for RCC_D1CCIPR register ***************/
15389#define RCC_D1CCIPR_FMCSEL_Pos (0U)
15390#define RCC_D1CCIPR_FMCSEL_Msk (0x3UL << RCC_D1CCIPR_FMCSEL_Pos)
15391#define RCC_D1CCIPR_FMCSEL RCC_D1CCIPR_FMCSEL_Msk
15392#define RCC_D1CCIPR_FMCSEL_0 (0x1UL << RCC_D1CCIPR_FMCSEL_Pos)
15393#define RCC_D1CCIPR_FMCSEL_1 (0x2UL << RCC_D1CCIPR_FMCSEL_Pos)
15394#define RCC_D1CCIPR_OCTOSPISEL_Pos (4U)
15395#define RCC_D1CCIPR_OCTOSPISEL_Msk (0x3UL << RCC_D1CCIPR_OCTOSPISEL_Pos)
15396#define RCC_D1CCIPR_OCTOSPISEL RCC_D1CCIPR_OCTOSPISEL_Msk
15397#define RCC_D1CCIPR_OCTOSPISEL_0 (0x1UL << RCC_D1CCIPR_OCTOSPISEL_Pos)
15398#define RCC_D1CCIPR_OCTOSPISEL_1 (0x2UL << RCC_D1CCIPR_OCTOSPISEL_Pos)
15399#define RCC_D1CCIPR_SDMMCSEL_Pos (16U)
15400#define RCC_D1CCIPR_SDMMCSEL_Msk (0x1UL << RCC_D1CCIPR_SDMMCSEL_Pos)
15401#define RCC_D1CCIPR_SDMMCSEL RCC_D1CCIPR_SDMMCSEL_Msk
15402#define RCC_D1CCIPR_CKPERSEL_Pos (28U)
15403#define RCC_D1CCIPR_CKPERSEL_Msk (0x3UL << RCC_D1CCIPR_CKPERSEL_Pos)
15404#define RCC_D1CCIPR_CKPERSEL RCC_D1CCIPR_CKPERSEL_Msk
15405#define RCC_D1CCIPR_CKPERSEL_0 (0x1UL << RCC_D1CCIPR_CKPERSEL_Pos)
15406#define RCC_D1CCIPR_CKPERSEL_1 (0x2UL << RCC_D1CCIPR_CKPERSEL_Pos)
15408/******************** Bit definition for RCC_D2CCIP1R register ***************/
15409#define RCC_D2CCIP1R_SAI1SEL_Pos (0U)
15410#define RCC_D2CCIP1R_SAI1SEL_Msk (0x7UL << RCC_D2CCIP1R_SAI1SEL_Pos)
15411#define RCC_D2CCIP1R_SAI1SEL RCC_D2CCIP1R_SAI1SEL_Msk
15412#define RCC_D2CCIP1R_SAI1SEL_0 (0x1UL << RCC_D2CCIP1R_SAI1SEL_Pos)
15413#define RCC_D2CCIP1R_SAI1SEL_1 (0x2UL << RCC_D2CCIP1R_SAI1SEL_Pos)
15414#define RCC_D2CCIP1R_SAI1SEL_2 (0x4UL << RCC_D2CCIP1R_SAI1SEL_Pos)
15417#define RCC_D2CCIP1R_SPI123SEL_Pos (12U)
15418#define RCC_D2CCIP1R_SPI123SEL_Msk (0x7UL << RCC_D2CCIP1R_SPI123SEL_Pos)
15419#define RCC_D2CCIP1R_SPI123SEL RCC_D2CCIP1R_SPI123SEL_Msk
15420#define RCC_D2CCIP1R_SPI123SEL_0 (0x1UL << RCC_D2CCIP1R_SPI123SEL_Pos)
15421#define RCC_D2CCIP1R_SPI123SEL_1 (0x2UL << RCC_D2CCIP1R_SPI123SEL_Pos)
15422#define RCC_D2CCIP1R_SPI123SEL_2 (0x4UL << RCC_D2CCIP1R_SPI123SEL_Pos)
15424#define RCC_D2CCIP1R_SPI45SEL_Pos (16U)
15425#define RCC_D2CCIP1R_SPI45SEL_Msk (0x7UL << RCC_D2CCIP1R_SPI45SEL_Pos)
15426#define RCC_D2CCIP1R_SPI45SEL RCC_D2CCIP1R_SPI45SEL_Msk
15427#define RCC_D2CCIP1R_SPI45SEL_0 (0x1UL << RCC_D2CCIP1R_SPI45SEL_Pos)
15428#define RCC_D2CCIP1R_SPI45SEL_1 (0x2UL << RCC_D2CCIP1R_SPI45SEL_Pos)
15429#define RCC_D2CCIP1R_SPI45SEL_2 (0x4UL << RCC_D2CCIP1R_SPI45SEL_Pos)
15431#define RCC_D2CCIP1R_SPDIFSEL_Pos (20U)
15432#define RCC_D2CCIP1R_SPDIFSEL_Msk (0x3UL << RCC_D2CCIP1R_SPDIFSEL_Pos)
15433#define RCC_D2CCIP1R_SPDIFSEL RCC_D2CCIP1R_SPDIFSEL_Msk
15434#define RCC_D2CCIP1R_SPDIFSEL_0 (0x1UL << RCC_D2CCIP1R_SPDIFSEL_Pos)
15435#define RCC_D2CCIP1R_SPDIFSEL_1 (0x2UL << RCC_D2CCIP1R_SPDIFSEL_Pos)
15437#define RCC_D2CCIP1R_DFSDM1SEL_Pos (24U)
15438#define RCC_D2CCIP1R_DFSDM1SEL_Msk (0x1UL << RCC_D2CCIP1R_DFSDM1SEL_Pos)
15439#define RCC_D2CCIP1R_DFSDM1SEL RCC_D2CCIP1R_DFSDM1SEL_Msk
15440
15441#define RCC_D2CCIP1R_FDCANSEL_Pos (28U)
15442#define RCC_D2CCIP1R_FDCANSEL_Msk (0x3UL << RCC_D2CCIP1R_FDCANSEL_Pos)
15443#define RCC_D2CCIP1R_FDCANSEL RCC_D2CCIP1R_FDCANSEL_Msk
15444#define RCC_D2CCIP1R_FDCANSEL_0 (0x1UL << RCC_D2CCIP1R_FDCANSEL_Pos)
15445#define RCC_D2CCIP1R_FDCANSEL_1 (0x2UL << RCC_D2CCIP1R_FDCANSEL_Pos)
15447#define RCC_D2CCIP1R_SWPSEL_Pos (31U)
15448#define RCC_D2CCIP1R_SWPSEL_Msk (0x1UL << RCC_D2CCIP1R_SWPSEL_Pos)
15449#define RCC_D2CCIP1R_SWPSEL RCC_D2CCIP1R_SWPSEL_Msk
15450
15451/******************** Bit definition for RCC_D2CCIP2R register ***************/
15452#define RCC_D2CCIP2R_USART16910SEL_Pos (3U)
15453#define RCC_D2CCIP2R_USART16910SEL_Msk (0x7UL << RCC_D2CCIP2R_USART16910SEL_Pos)
15454#define RCC_D2CCIP2R_USART16910SEL RCC_D2CCIP2R_USART16910SEL_Msk
15455#define RCC_D2CCIP2R_USART16910SEL_0 (0x1UL << RCC_D2CCIP2R_USART16910SEL_Pos)
15456#define RCC_D2CCIP2R_USART16910SEL_1 (0x2UL << RCC_D2CCIP2R_USART16910SEL_Pos)
15457#define RCC_D2CCIP2R_USART16910SEL_2 (0x4UL << RCC_D2CCIP2R_USART16910SEL_Pos)
15459#define RCC_D2CCIP2R_USART28SEL_Pos (0U)
15460#define RCC_D2CCIP2R_USART28SEL_Msk (0x7UL << RCC_D2CCIP2R_USART28SEL_Pos)
15461#define RCC_D2CCIP2R_USART28SEL RCC_D2CCIP2R_USART28SEL_Msk
15462#define RCC_D2CCIP2R_USART28SEL_0 (0x1UL << RCC_D2CCIP2R_USART28SEL_Pos)
15463#define RCC_D2CCIP2R_USART28SEL_1 (0x2UL << RCC_D2CCIP2R_USART28SEL_Pos)
15464#define RCC_D2CCIP2R_USART28SEL_2 (0x4UL << RCC_D2CCIP2R_USART28SEL_Pos)
15466#define RCC_D2CCIP2R_RNGSEL_Pos (8U)
15467#define RCC_D2CCIP2R_RNGSEL_Msk (0x3UL << RCC_D2CCIP2R_RNGSEL_Pos)
15468#define RCC_D2CCIP2R_RNGSEL RCC_D2CCIP2R_RNGSEL_Msk
15469#define RCC_D2CCIP2R_RNGSEL_0 (0x1UL << RCC_D2CCIP2R_RNGSEL_Pos)
15470#define RCC_D2CCIP2R_RNGSEL_1 (0x2UL << RCC_D2CCIP2R_RNGSEL_Pos)
15472#define RCC_D2CCIP2R_I2C1235SEL_Pos (12U)
15473#define RCC_D2CCIP2R_I2C1235SEL_Msk (0x3UL << RCC_D2CCIP2R_I2C1235SEL_Pos)
15474#define RCC_D2CCIP2R_I2C1235SEL RCC_D2CCIP2R_I2C1235SEL_Msk
15475#define RCC_D2CCIP2R_I2C1235SEL_0 (0x1UL << RCC_D2CCIP2R_I2C1235SEL_Pos)
15476#define RCC_D2CCIP2R_I2C1235SEL_1 (0x2UL << RCC_D2CCIP2R_I2C1235SEL_Pos)
15478#define RCC_D2CCIP2R_USBSEL_Pos (20U)
15479#define RCC_D2CCIP2R_USBSEL_Msk (0x3UL << RCC_D2CCIP2R_USBSEL_Pos)
15480#define RCC_D2CCIP2R_USBSEL RCC_D2CCIP2R_USBSEL_Msk
15481#define RCC_D2CCIP2R_USBSEL_0 (0x1UL << RCC_D2CCIP2R_USBSEL_Pos)
15482#define RCC_D2CCIP2R_USBSEL_1 (0x2UL << RCC_D2CCIP2R_USBSEL_Pos)
15484#define RCC_D2CCIP2R_CECSEL_Pos (22U)
15485#define RCC_D2CCIP2R_CECSEL_Msk (0x3UL << RCC_D2CCIP2R_CECSEL_Pos)
15486#define RCC_D2CCIP2R_CECSEL RCC_D2CCIP2R_CECSEL_Msk
15487#define RCC_D2CCIP2R_CECSEL_0 (0x1UL << RCC_D2CCIP2R_CECSEL_Pos)
15488#define RCC_D2CCIP2R_CECSEL_1 (0x2UL << RCC_D2CCIP2R_CECSEL_Pos)
15490#define RCC_D2CCIP2R_LPTIM1SEL_Pos (28U)
15491#define RCC_D2CCIP2R_LPTIM1SEL_Msk (0x7UL << RCC_D2CCIP2R_LPTIM1SEL_Pos)
15492#define RCC_D2CCIP2R_LPTIM1SEL RCC_D2CCIP2R_LPTIM1SEL_Msk
15493#define RCC_D2CCIP2R_LPTIM1SEL_0 (0x1UL << RCC_D2CCIP2R_LPTIM1SEL_Pos)
15494#define RCC_D2CCIP2R_LPTIM1SEL_1 (0x2UL << RCC_D2CCIP2R_LPTIM1SEL_Pos)
15495#define RCC_D2CCIP2R_LPTIM1SEL_2 (0x4UL << RCC_D2CCIP2R_LPTIM1SEL_Pos)
15497/******************** Bit definition for RCC_D3CCIPR register ***************/
15498#define RCC_D3CCIPR_LPUART1SEL_Pos (0U)
15499#define RCC_D3CCIPR_LPUART1SEL_Msk (0x7UL << RCC_D3CCIPR_LPUART1SEL_Pos)
15500#define RCC_D3CCIPR_LPUART1SEL RCC_D3CCIPR_LPUART1SEL_Msk
15501#define RCC_D3CCIPR_LPUART1SEL_0 (0x1UL << RCC_D3CCIPR_LPUART1SEL_Pos)
15502#define RCC_D3CCIPR_LPUART1SEL_1 (0x2UL << RCC_D3CCIPR_LPUART1SEL_Pos)
15503#define RCC_D3CCIPR_LPUART1SEL_2 (0x4UL << RCC_D3CCIPR_LPUART1SEL_Pos)
15505#define RCC_D3CCIPR_I2C4SEL_Pos (8U)
15506#define RCC_D3CCIPR_I2C4SEL_Msk (0x3UL << RCC_D3CCIPR_I2C4SEL_Pos)
15507#define RCC_D3CCIPR_I2C4SEL RCC_D3CCIPR_I2C4SEL_Msk
15508#define RCC_D3CCIPR_I2C4SEL_0 (0x1UL << RCC_D3CCIPR_I2C4SEL_Pos)
15509#define RCC_D3CCIPR_I2C4SEL_1 (0x2UL << RCC_D3CCIPR_I2C4SEL_Pos)
15511#define RCC_D3CCIPR_LPTIM2SEL_Pos (10U)
15512#define RCC_D3CCIPR_LPTIM2SEL_Msk (0x7UL << RCC_D3CCIPR_LPTIM2SEL_Pos)
15513#define RCC_D3CCIPR_LPTIM2SEL RCC_D3CCIPR_LPTIM2SEL_Msk
15514#define RCC_D3CCIPR_LPTIM2SEL_0 (0x1UL << RCC_D3CCIPR_LPTIM2SEL_Pos)
15515#define RCC_D3CCIPR_LPTIM2SEL_1 (0x2UL << RCC_D3CCIPR_LPTIM2SEL_Pos)
15516#define RCC_D3CCIPR_LPTIM2SEL_2 (0x4UL << RCC_D3CCIPR_LPTIM2SEL_Pos)
15518#define RCC_D3CCIPR_LPTIM345SEL_Pos (13U)
15519#define RCC_D3CCIPR_LPTIM345SEL_Msk (0x7UL << RCC_D3CCIPR_LPTIM345SEL_Pos)
15520#define RCC_D3CCIPR_LPTIM345SEL RCC_D3CCIPR_LPTIM345SEL_Msk
15521#define RCC_D3CCIPR_LPTIM345SEL_0 (0x1UL << RCC_D3CCIPR_LPTIM345SEL_Pos)
15522#define RCC_D3CCIPR_LPTIM345SEL_1 (0x2UL << RCC_D3CCIPR_LPTIM345SEL_Pos)
15523#define RCC_D3CCIPR_LPTIM345SEL_2 (0x4UL << RCC_D3CCIPR_LPTIM345SEL_Pos)
15525#define RCC_D3CCIPR_SAI4ASEL_Pos (21U)
15526#define RCC_D3CCIPR_SAI4ASEL_Msk (0x7UL << RCC_D3CCIPR_SAI4ASEL_Pos)
15527#define RCC_D3CCIPR_SAI4ASEL RCC_D3CCIPR_SAI4ASEL_Msk
15528#define RCC_D3CCIPR_SAI4ASEL_0 (0x1UL << RCC_D3CCIPR_SAI4ASEL_Pos)
15529#define RCC_D3CCIPR_SAI4ASEL_1 (0x2UL << RCC_D3CCIPR_SAI4ASEL_Pos)
15530#define RCC_D3CCIPR_SAI4ASEL_2 (0x4UL << RCC_D3CCIPR_SAI4ASEL_Pos)
15532#define RCC_D3CCIPR_SAI4BSEL_Pos (24U)
15533#define RCC_D3CCIPR_SAI4BSEL_Msk (0x7UL << RCC_D3CCIPR_SAI4BSEL_Pos)
15534#define RCC_D3CCIPR_SAI4BSEL RCC_D3CCIPR_SAI4BSEL_Msk
15535#define RCC_D3CCIPR_SAI4BSEL_0 (0x1UL << RCC_D3CCIPR_SAI4BSEL_Pos)
15536#define RCC_D3CCIPR_SAI4BSEL_1 (0x2UL << RCC_D3CCIPR_SAI4BSEL_Pos)
15537#define RCC_D3CCIPR_SAI4BSEL_2 (0x4UL << RCC_D3CCIPR_SAI4BSEL_Pos)
15539#define RCC_D3CCIPR_ADCSEL_Pos (16U)
15540#define RCC_D3CCIPR_ADCSEL_Msk (0x3UL << RCC_D3CCIPR_ADCSEL_Pos)
15541#define RCC_D3CCIPR_ADCSEL RCC_D3CCIPR_ADCSEL_Msk
15542#define RCC_D3CCIPR_ADCSEL_0 (0x1UL << RCC_D3CCIPR_ADCSEL_Pos)
15543#define RCC_D3CCIPR_ADCSEL_1 (0x2UL << RCC_D3CCIPR_ADCSEL_Pos)
15545#define RCC_D3CCIPR_SPI6SEL_Pos (28U)
15546#define RCC_D3CCIPR_SPI6SEL_Msk (0x7UL << RCC_D3CCIPR_SPI6SEL_Pos)
15547#define RCC_D3CCIPR_SPI6SEL RCC_D3CCIPR_SPI6SEL_Msk
15548#define RCC_D3CCIPR_SPI6SEL_0 (0x1UL << RCC_D3CCIPR_SPI6SEL_Pos)
15549#define RCC_D3CCIPR_SPI6SEL_1 (0x2UL << RCC_D3CCIPR_SPI6SEL_Pos)
15550#define RCC_D3CCIPR_SPI6SEL_2 (0x4UL << RCC_D3CCIPR_SPI6SEL_Pos)
15551/******************** Bit definition for RCC_CIER register ******************/
15552#define RCC_CIER_LSIRDYIE_Pos (0U)
15553#define RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos)
15554#define RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk
15555#define RCC_CIER_LSERDYIE_Pos (1U)
15556#define RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos)
15557#define RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk
15558#define RCC_CIER_HSIRDYIE_Pos (2U)
15559#define RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos)
15560#define RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk
15561#define RCC_CIER_HSERDYIE_Pos (3U)
15562#define RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos)
15563#define RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk
15564#define RCC_CIER_CSIRDYIE_Pos (4U)
15565#define RCC_CIER_CSIRDYIE_Msk (0x1UL << RCC_CIER_CSIRDYIE_Pos)
15566#define RCC_CIER_CSIRDYIE RCC_CIER_CSIRDYIE_Msk
15567#define RCC_CIER_HSI48RDYIE_Pos (5U)
15568#define RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos)
15569#define RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk
15570#define RCC_CIER_PLL1RDYIE_Pos (6U)
15571#define RCC_CIER_PLL1RDYIE_Msk (0x1UL << RCC_CIER_PLL1RDYIE_Pos)
15572#define RCC_CIER_PLL1RDYIE RCC_CIER_PLL1RDYIE_Msk
15573#define RCC_CIER_PLL2RDYIE_Pos (7U)
15574#define RCC_CIER_PLL2RDYIE_Msk (0x1UL << RCC_CIER_PLL2RDYIE_Pos)
15575#define RCC_CIER_PLL2RDYIE RCC_CIER_PLL2RDYIE_Msk
15576#define RCC_CIER_PLL3RDYIE_Pos (8U)
15577#define RCC_CIER_PLL3RDYIE_Msk (0x1UL << RCC_CIER_PLL3RDYIE_Pos)
15578#define RCC_CIER_PLL3RDYIE RCC_CIER_PLL3RDYIE_Msk
15579#define RCC_CIER_LSECSSIE_Pos (9U)
15580#define RCC_CIER_LSECSSIE_Msk (0x1UL << RCC_CIER_LSECSSIE_Pos)
15581#define RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE_Msk
15582
15583/******************** Bit definition for RCC_CIFR register ******************/
15584#define RCC_CIFR_LSIRDYF_Pos (0U)
15585#define RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos)
15586#define RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk
15587#define RCC_CIFR_LSERDYF_Pos (1U)
15588#define RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos)
15589#define RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk
15590#define RCC_CIFR_HSIRDYF_Pos (2U)
15591#define RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos)
15592#define RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk
15593#define RCC_CIFR_HSERDYF_Pos (3U)
15594#define RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos)
15595#define RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk
15596#define RCC_CIFR_CSIRDYF_Pos (4U)
15597#define RCC_CIFR_CSIRDYF_Msk (0x1UL << RCC_CIFR_CSIRDYF_Pos)
15598#define RCC_CIFR_CSIRDYF RCC_CIFR_CSIRDYF_Msk
15599#define RCC_CIFR_HSI48RDYF_Pos (5U)
15600#define RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos)
15601#define RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk
15602#define RCC_CIFR_PLLRDYF_Pos (6U)
15603#define RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos)
15604#define RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk
15605#define RCC_CIFR_PLL2RDYF_Pos (7U)
15606#define RCC_CIFR_PLL2RDYF_Msk (0x1UL << RCC_CIFR_PLL2RDYF_Pos)
15607#define RCC_CIFR_PLL2RDYF RCC_CIFR_PLL2RDYF_Msk
15608#define RCC_CIFR_PLL3RDYF_Pos (8U)
15609#define RCC_CIFR_PLL3RDYF_Msk (0x1UL << RCC_CIFR_PLL3RDYF_Pos)
15610#define RCC_CIFR_PLL3RDYF RCC_CIFR_PLL3RDYF_Msk
15611#define RCC_CIFR_LSECSSF_Pos (9U)
15612#define RCC_CIFR_LSECSSF_Msk (0x1UL << RCC_CIFR_LSECSSF_Pos)
15613#define RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF_Msk
15614#define RCC_CIFR_HSECSSF_Pos (10U)
15615#define RCC_CIFR_HSECSSF_Msk (0x1UL << RCC_CIFR_HSECSSF_Pos)
15616#define RCC_CIFR_HSECSSF RCC_CIFR_HSECSSF_Msk
15617
15618/******************** Bit definition for RCC_CICR register ******************/
15619#define RCC_CICR_LSIRDYC_Pos (0U)
15620#define RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos)
15621#define RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk
15622#define RCC_CICR_LSERDYC_Pos (1U)
15623#define RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos)
15624#define RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk
15625#define RCC_CICR_HSIRDYC_Pos (2U)
15626#define RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos)
15627#define RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk
15628#define RCC_CICR_HSERDYC_Pos (3U)
15629#define RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos)
15630#define RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk
15631#define RCC_CICR_CSIRDYC_Pos (4U)
15632#define RCC_CICR_CSIRDYC_Msk (0x1UL << RCC_CICR_CSIRDYC_Pos)
15633#define RCC_CICR_CSIRDYC RCC_CICR_CSIRDYC_Msk
15634#define RCC_CICR_HSI48RDYC_Pos (5U)
15635#define RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos)
15636#define RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk
15637#define RCC_CICR_PLLRDYC_Pos (6U)
15638#define RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos)
15639#define RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk
15640#define RCC_CICR_PLL2RDYC_Pos (7U)
15641#define RCC_CICR_PLL2RDYC_Msk (0x1UL << RCC_CICR_PLL2RDYC_Pos)
15642#define RCC_CICR_PLL2RDYC RCC_CICR_PLL2RDYC_Msk
15643#define RCC_CICR_PLL3RDYC_Pos (8U)
15644#define RCC_CICR_PLL3RDYC_Msk (0x1UL << RCC_CICR_PLL3RDYC_Pos)
15645#define RCC_CICR_PLL3RDYC RCC_CICR_PLL3RDYC_Msk
15646#define RCC_CICR_LSECSSC_Pos (9U)
15647#define RCC_CICR_LSECSSC_Msk (0x1UL << RCC_CICR_LSECSSC_Pos)
15648#define RCC_CICR_LSECSSC RCC_CICR_LSECSSC_Msk
15649#define RCC_CICR_HSECSSC_Pos (10U)
15650#define RCC_CICR_HSECSSC_Msk (0x1UL << RCC_CICR_HSECSSC_Pos)
15651#define RCC_CICR_HSECSSC RCC_CICR_HSECSSC_Msk
15652
15653/******************** Bit definition for RCC_BDCR register ******************/
15654#define RCC_BDCR_LSEON_Pos (0U)
15655#define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)
15656#define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk
15657#define RCC_BDCR_LSERDY_Pos (1U)
15658#define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)
15659#define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk
15660#define RCC_BDCR_LSEBYP_Pos (2U)
15661#define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)
15662#define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk
15663
15664#define RCC_BDCR_LSEDRV_Pos (3U)
15665#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)
15666#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk
15667#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)
15668#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)
15670#define RCC_BDCR_LSECSSON_Pos (5U)
15671#define RCC_BDCR_LSECSSON_Msk (0x1UL << RCC_BDCR_LSECSSON_Pos)
15672#define RCC_BDCR_LSECSSON RCC_BDCR_LSECSSON_Msk
15673#define RCC_BDCR_LSECSSD_Pos (6U)
15674#define RCC_BDCR_LSECSSD_Msk (0x1UL << RCC_BDCR_LSECSSD_Pos)
15675#define RCC_BDCR_LSECSSD RCC_BDCR_LSECSSD_Msk
15676
15677#define RCC_BDCR_RTCSEL_Pos (8U)
15678#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)
15679#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk
15680#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)
15681#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)
15683#define RCC_BDCR_RTCEN_Pos (15U)
15684#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)
15685#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk
15686#define RCC_BDCR_VSWRST_Pos (16U)
15687#define RCC_BDCR_VSWRST_Msk (0x1UL << RCC_BDCR_VSWRST_Pos)
15688#define RCC_BDCR_VSWRST RCC_BDCR_VSWRST_Msk
15689/* Legacy define */
15690#define RCC_BDCR_BDRST_Pos RCC_BDCR_VSWRST_Pos
15691#define RCC_BDCR_BDRST_Msk RCC_BDCR_VSWRST_Msk
15692#define RCC_BDCR_BDRST RCC_BDCR_VSWRST
15693/******************** Bit definition for RCC_CSR register *******************/
15694#define RCC_CSR_LSION_Pos (0U)
15695#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)
15696#define RCC_CSR_LSION RCC_CSR_LSION_Msk
15697#define RCC_CSR_LSIRDY_Pos (1U)
15698#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)
15699#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk
15700
15701
15702/******************** Bit definition for RCC_AHB3ENR register **************/
15703#define RCC_AHB3ENR_MDMAEN_Pos (0U)
15704#define RCC_AHB3ENR_MDMAEN_Msk (0x1UL << RCC_AHB3ENR_MDMAEN_Pos)
15705#define RCC_AHB3ENR_MDMAEN RCC_AHB3ENR_MDMAEN_Msk
15706#define RCC_AHB3ENR_DMA2DEN_Pos (4U)
15707#define RCC_AHB3ENR_DMA2DEN_Msk (0x1UL << RCC_AHB3ENR_DMA2DEN_Pos)
15708#define RCC_AHB3ENR_DMA2DEN RCC_AHB3ENR_DMA2DEN_Msk
15709#define RCC_AHB3ENR_FMCEN_Pos (12U)
15710#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)
15711#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk
15712#define RCC_AHB3ENR_OSPI1EN_Pos (14U)
15713#define RCC_AHB3ENR_OSPI1EN_Msk (0x1UL << RCC_AHB3ENR_OSPI1EN_Pos)
15714#define RCC_AHB3ENR_OSPI1EN RCC_AHB3ENR_OSPI1EN_Msk
15715#define RCC_AHB3ENR_SDMMC1EN_Pos (16U)
15716#define RCC_AHB3ENR_SDMMC1EN_Msk (0x1UL << RCC_AHB3ENR_SDMMC1EN_Pos)
15717#define RCC_AHB3ENR_SDMMC1EN RCC_AHB3ENR_SDMMC1EN_Msk
15718#define RCC_AHB3ENR_OSPI2EN_Pos (19U)
15719#define RCC_AHB3ENR_OSPI2EN_Msk (0x1UL << RCC_AHB3ENR_OSPI2EN_Pos)
15720#define RCC_AHB3ENR_OSPI2EN RCC_AHB3ENR_OSPI2EN_Msk
15721#define RCC_AHB3ENR_IOMNGREN_Pos (21U)
15722#define RCC_AHB3ENR_IOMNGREN_Msk (0x1UL << RCC_AHB3ENR_IOMNGREN_Pos)
15723#define RCC_AHB3ENR_IOMNGREN RCC_AHB3ENR_IOMNGREN_Msk
15724#define RCC_AHB3ENR_OTFDEC1EN_Pos (22U)
15725#define RCC_AHB3ENR_OTFDEC1EN_Msk (0x1UL << RCC_AHB3ENR_OTFDEC1EN_Pos)
15726#define RCC_AHB3ENR_OTFDEC1EN RCC_AHB3ENR_OTFDEC1EN_Msk
15727#define RCC_AHB3ENR_OTFDEC2EN_Pos (23U)
15728#define RCC_AHB3ENR_OTFDEC2EN_Msk (0x1UL << RCC_AHB3ENR_OTFDEC2EN_Pos)
15729#define RCC_AHB3ENR_OTFDEC2EN RCC_AHB3ENR_OTFDEC2EN_Msk
15730
15731/******************** Bit definition for RCC_AHB1ENR register ***************/
15732#define RCC_AHB1ENR_DMA1EN_Pos (0U)
15733#define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)
15734#define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk
15735#define RCC_AHB1ENR_DMA2EN_Pos (1U)
15736#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)
15737#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk
15738#define RCC_AHB1ENR_ADC12EN_Pos (5U)
15739#define RCC_AHB1ENR_ADC12EN_Msk (0x1UL << RCC_AHB1ENR_ADC12EN_Pos)
15740#define RCC_AHB1ENR_ADC12EN RCC_AHB1ENR_ADC12EN_Msk
15741#define RCC_AHB1ENR_ETH1MACEN_Pos (15U)
15742#define RCC_AHB1ENR_ETH1MACEN_Msk (0x1UL << RCC_AHB1ENR_ETH1MACEN_Pos)
15743#define RCC_AHB1ENR_ETH1MACEN RCC_AHB1ENR_ETH1MACEN_Msk
15744#define RCC_AHB1ENR_ETH1TXEN_Pos (16U)
15745#define RCC_AHB1ENR_ETH1TXEN_Msk (0x1UL << RCC_AHB1ENR_ETH1TXEN_Pos)
15746#define RCC_AHB1ENR_ETH1TXEN RCC_AHB1ENR_ETH1TXEN_Msk
15747#define RCC_AHB1ENR_ETH1RXEN_Pos (17U)
15748#define RCC_AHB1ENR_ETH1RXEN_Msk (0x1UL << RCC_AHB1ENR_ETH1RXEN_Pos)
15749#define RCC_AHB1ENR_ETH1RXEN RCC_AHB1ENR_ETH1RXEN_Msk
15750#define RCC_AHB1ENR_USB1OTGHSEN_Pos (25U)
15751#define RCC_AHB1ENR_USB1OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_USB1OTGHSEN_Pos)
15752#define RCC_AHB1ENR_USB1OTGHSEN RCC_AHB1ENR_USB1OTGHSEN_Msk
15753#define RCC_AHB1ENR_USB1OTGHSULPIEN_Pos (26U)
15754#define RCC_AHB1ENR_USB1OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_USB1OTGHSULPIEN_Pos)
15755#define RCC_AHB1ENR_USB1OTGHSULPIEN RCC_AHB1ENR_USB1OTGHSULPIEN_Msk
15756
15757/******************** Bit definition for RCC_AHB2ENR register ***************/
15758#define RCC_AHB2ENR_DCMI_PSSIEN_Pos (0U)
15759#define RCC_AHB2ENR_DCMI_PSSIEN_Msk (0x1UL << RCC_AHB2ENR_DCMI_PSSIEN_Pos)
15760#define RCC_AHB2ENR_DCMI_PSSIEN RCC_AHB2ENR_DCMI_PSSIEN_Msk
15761#define RCC_AHB2ENR_CRYPEN_Pos (4U)
15762#define RCC_AHB2ENR_CRYPEN_Msk (0x1UL << RCC_AHB2ENR_CRYPEN_Pos)
15763#define RCC_AHB2ENR_CRYPEN RCC_AHB2ENR_CRYPEN_Msk
15764#define RCC_AHB2ENR_HASHEN_Pos (5U)
15765#define RCC_AHB2ENR_HASHEN_Msk (0x1UL << RCC_AHB2ENR_HASHEN_Pos)
15766#define RCC_AHB2ENR_HASHEN RCC_AHB2ENR_HASHEN_Msk
15767#define RCC_AHB2ENR_RNGEN_Pos (6U)
15768#define RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)
15769#define RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk
15770#define RCC_AHB2ENR_SDMMC2EN_Pos (9U)
15771#define RCC_AHB2ENR_SDMMC2EN_Msk (0x1UL << RCC_AHB2ENR_SDMMC2EN_Pos)
15772#define RCC_AHB2ENR_SDMMC2EN RCC_AHB2ENR_SDMMC2EN_Msk
15773#define RCC_AHB2ENR_FMACEN_Pos (16U)
15774#define RCC_AHB2ENR_FMACEN_Msk (0x1UL << RCC_AHB2ENR_FMACEN_Pos)
15775#define RCC_AHB2ENR_FMACEN RCC_AHB2ENR_FMACEN_Msk
15776#define RCC_AHB2ENR_CORDICEN_Pos (17U)
15777#define RCC_AHB2ENR_CORDICEN_Msk (0x1UL << RCC_AHB2ENR_CORDICEN_Pos)
15778#define RCC_AHB2ENR_CORDICEN RCC_AHB2ENR_CORDICEN_Msk
15779#define RCC_AHB2ENR_SRAM1EN_Pos (29U)
15780#define RCC_AHB2ENR_SRAM1EN_Msk (0x1UL << RCC_AHB2ENR_SRAM1EN_Pos)
15781#define RCC_AHB2ENR_SRAM1EN RCC_AHB2ENR_SRAM1EN_Msk
15782#define RCC_AHB2ENR_SRAM2EN_Pos (30U)
15783#define RCC_AHB2ENR_SRAM2EN_Msk (0x1UL << RCC_AHB2ENR_SRAM2EN_Pos)
15784#define RCC_AHB2ENR_SRAM2EN RCC_AHB2ENR_SRAM2EN_Msk
15785
15786/* Legacy define */
15787#define RCC_AHB2ENR_DCMIEN_Pos RCC_AHB2ENR_DCMI_PSSIEN_Pos
15788#define RCC_AHB2ENR_DCMIEN_Msk RCC_AHB2ENR_DCMI_PSSIEN_Msk
15789#define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMI_PSSIEN
15790/* Legacy define */
15791#define RCC_AHB2ENR_D2SRAM1EN_Pos RCC_AHB2ENR_SRAM1EN_Pos
15792#define RCC_AHB2ENR_D2SRAM1EN_Msk RCC_AHB2ENR_SRAM1EN_Msk
15793#define RCC_AHB2ENR_D2SRAM1EN RCC_AHB2ENR_SRAM1EN
15794#define RCC_AHB2ENR_D2SRAM2EN_Pos RCC_AHB2ENR_SRAM2EN_Pos
15795#define RCC_AHB2ENR_D2SRAM2EN_Msk RCC_AHB2ENR_SRAM2EN_Msk
15796#define RCC_AHB2ENR_D2SRAM2EN RCC_AHB2ENR_SRAM2EN
15797
15798/******************** Bit definition for RCC_AHB4ENR register ******************/
15799#define RCC_AHB4ENR_GPIOAEN_Pos (0U)
15800#define RCC_AHB4ENR_GPIOAEN_Msk (0x1UL << RCC_AHB4ENR_GPIOAEN_Pos)
15801#define RCC_AHB4ENR_GPIOAEN RCC_AHB4ENR_GPIOAEN_Msk
15802#define RCC_AHB4ENR_GPIOBEN_Pos (1U)
15803#define RCC_AHB4ENR_GPIOBEN_Msk (0x1UL << RCC_AHB4ENR_GPIOBEN_Pos)
15804#define RCC_AHB4ENR_GPIOBEN RCC_AHB4ENR_GPIOBEN_Msk
15805#define RCC_AHB4ENR_GPIOCEN_Pos (2U)
15806#define RCC_AHB4ENR_GPIOCEN_Msk (0x1UL << RCC_AHB4ENR_GPIOCEN_Pos)
15807#define RCC_AHB4ENR_GPIOCEN RCC_AHB4ENR_GPIOCEN_Msk
15808#define RCC_AHB4ENR_GPIODEN_Pos (3U)
15809#define RCC_AHB4ENR_GPIODEN_Msk (0x1UL << RCC_AHB4ENR_GPIODEN_Pos)
15810#define RCC_AHB4ENR_GPIODEN RCC_AHB4ENR_GPIODEN_Msk
15811#define RCC_AHB4ENR_GPIOEEN_Pos (4U)
15812#define RCC_AHB4ENR_GPIOEEN_Msk (0x1UL << RCC_AHB4ENR_GPIOEEN_Pos)
15813#define RCC_AHB4ENR_GPIOEEN RCC_AHB4ENR_GPIOEEN_Msk
15814#define RCC_AHB4ENR_GPIOFEN_Pos (5U)
15815#define RCC_AHB4ENR_GPIOFEN_Msk (0x1UL << RCC_AHB4ENR_GPIOFEN_Pos)
15816#define RCC_AHB4ENR_GPIOFEN RCC_AHB4ENR_GPIOFEN_Msk
15817#define RCC_AHB4ENR_GPIOGEN_Pos (6U)
15818#define RCC_AHB4ENR_GPIOGEN_Msk (0x1UL << RCC_AHB4ENR_GPIOGEN_Pos)
15819#define RCC_AHB4ENR_GPIOGEN RCC_AHB4ENR_GPIOGEN_Msk
15820#define RCC_AHB4ENR_GPIOHEN_Pos (7U)
15821#define RCC_AHB4ENR_GPIOHEN_Msk (0x1UL << RCC_AHB4ENR_GPIOHEN_Pos)
15822#define RCC_AHB4ENR_GPIOHEN RCC_AHB4ENR_GPIOHEN_Msk
15823#define RCC_AHB4ENR_GPIOJEN_Pos (9U)
15824#define RCC_AHB4ENR_GPIOJEN_Msk (0x1UL << RCC_AHB4ENR_GPIOJEN_Pos)
15825#define RCC_AHB4ENR_GPIOJEN RCC_AHB4ENR_GPIOJEN_Msk
15826#define RCC_AHB4ENR_GPIOKEN_Pos (10U)
15827#define RCC_AHB4ENR_GPIOKEN_Msk (0x1UL << RCC_AHB4ENR_GPIOKEN_Pos)
15828#define RCC_AHB4ENR_GPIOKEN RCC_AHB4ENR_GPIOKEN_Msk
15829#define RCC_AHB4ENR_CRCEN_Pos (19U)
15830#define RCC_AHB4ENR_CRCEN_Msk (0x1UL << RCC_AHB4ENR_CRCEN_Pos)
15831#define RCC_AHB4ENR_CRCEN RCC_AHB4ENR_CRCEN_Msk
15832#define RCC_AHB4ENR_BDMAEN_Pos (21U)
15833#define RCC_AHB4ENR_BDMAEN_Msk (0x1UL << RCC_AHB4ENR_BDMAEN_Pos)
15834#define RCC_AHB4ENR_BDMAEN RCC_AHB4ENR_BDMAEN_Msk
15835#define RCC_AHB4ENR_ADC3EN_Pos (24U)
15836#define RCC_AHB4ENR_ADC3EN_Msk (0x1UL << RCC_AHB4ENR_ADC3EN_Pos)
15837#define RCC_AHB4ENR_ADC3EN RCC_AHB4ENR_ADC3EN_Msk
15838#define RCC_AHB4ENR_HSEMEN_Pos (25U)
15839#define RCC_AHB4ENR_HSEMEN_Msk (0x1UL << RCC_AHB4ENR_HSEMEN_Pos)
15840#define RCC_AHB4ENR_HSEMEN RCC_AHB4ENR_HSEMEN_Msk
15841#define RCC_AHB4ENR_BKPRAMEN_Pos (28U)
15842#define RCC_AHB4ENR_BKPRAMEN_Msk (0x1UL << RCC_AHB4ENR_BKPRAMEN_Pos)
15843#define RCC_AHB4ENR_BKPRAMEN RCC_AHB4ENR_BKPRAMEN_Msk
15844
15845/******************** Bit definition for RCC_APB3ENR register ******************/
15846#define RCC_APB3ENR_LTDCEN_Pos (3U)
15847#define RCC_APB3ENR_LTDCEN_Msk (0x1UL << RCC_APB3ENR_LTDCEN_Pos)
15848#define RCC_APB3ENR_LTDCEN RCC_APB3ENR_LTDCEN_Msk
15849#define RCC_APB3ENR_WWDG1EN_Pos (6U)
15850#define RCC_APB3ENR_WWDG1EN_Msk (0x1UL << RCC_APB3ENR_WWDG1EN_Pos)
15851#define RCC_APB3ENR_WWDG1EN RCC_APB3ENR_WWDG1EN_Msk
15852
15853/******************** Bit definition for RCC_APB1LENR register ******************/
15854
15855#define RCC_APB1LENR_TIM2EN_Pos (0U)
15856#define RCC_APB1LENR_TIM2EN_Msk (0x1UL << RCC_APB1LENR_TIM2EN_Pos)
15857#define RCC_APB1LENR_TIM2EN RCC_APB1LENR_TIM2EN_Msk
15858#define RCC_APB1LENR_TIM3EN_Pos (1U)
15859#define RCC_APB1LENR_TIM3EN_Msk (0x1UL << RCC_APB1LENR_TIM3EN_Pos)
15860#define RCC_APB1LENR_TIM3EN RCC_APB1LENR_TIM3EN_Msk
15861#define RCC_APB1LENR_TIM4EN_Pos (2U)
15862#define RCC_APB1LENR_TIM4EN_Msk (0x1UL << RCC_APB1LENR_TIM4EN_Pos)
15863#define RCC_APB1LENR_TIM4EN RCC_APB1LENR_TIM4EN_Msk
15864#define RCC_APB1LENR_TIM5EN_Pos (3U)
15865#define RCC_APB1LENR_TIM5EN_Msk (0x1UL << RCC_APB1LENR_TIM5EN_Pos)
15866#define RCC_APB1LENR_TIM5EN RCC_APB1LENR_TIM5EN_Msk
15867#define RCC_APB1LENR_TIM6EN_Pos (4U)
15868#define RCC_APB1LENR_TIM6EN_Msk (0x1UL << RCC_APB1LENR_TIM6EN_Pos)
15869#define RCC_APB1LENR_TIM6EN RCC_APB1LENR_TIM6EN_Msk
15870#define RCC_APB1LENR_TIM7EN_Pos (5U)
15871#define RCC_APB1LENR_TIM7EN_Msk (0x1UL << RCC_APB1LENR_TIM7EN_Pos)
15872#define RCC_APB1LENR_TIM7EN RCC_APB1LENR_TIM7EN_Msk
15873#define RCC_APB1LENR_TIM12EN_Pos (6U)
15874#define RCC_APB1LENR_TIM12EN_Msk (0x1UL << RCC_APB1LENR_TIM12EN_Pos)
15875#define RCC_APB1LENR_TIM12EN RCC_APB1LENR_TIM12EN_Msk
15876#define RCC_APB1LENR_TIM13EN_Pos (7U)
15877#define RCC_APB1LENR_TIM13EN_Msk (0x1UL << RCC_APB1LENR_TIM13EN_Pos)
15878#define RCC_APB1LENR_TIM13EN RCC_APB1LENR_TIM13EN_Msk
15879#define RCC_APB1LENR_TIM14EN_Pos (8U)
15880#define RCC_APB1LENR_TIM14EN_Msk (0x1UL << RCC_APB1LENR_TIM14EN_Pos)
15881#define RCC_APB1LENR_TIM14EN RCC_APB1LENR_TIM14EN_Msk
15882#define RCC_APB1LENR_LPTIM1EN_Pos (9U)
15883#define RCC_APB1LENR_LPTIM1EN_Msk (0x1UL << RCC_APB1LENR_LPTIM1EN_Pos)
15884#define RCC_APB1LENR_LPTIM1EN RCC_APB1LENR_LPTIM1EN_Msk
15885
15886
15887#define RCC_APB1LENR_SPI2EN_Pos (14U)
15888#define RCC_APB1LENR_SPI2EN_Msk (0x1UL << RCC_APB1LENR_SPI2EN_Pos)
15889#define RCC_APB1LENR_SPI2EN RCC_APB1LENR_SPI2EN_Msk
15890#define RCC_APB1LENR_SPI3EN_Pos (15U)
15891#define RCC_APB1LENR_SPI3EN_Msk (0x1UL << RCC_APB1LENR_SPI3EN_Pos)
15892#define RCC_APB1LENR_SPI3EN RCC_APB1LENR_SPI3EN_Msk
15893#define RCC_APB1LENR_SPDIFRXEN_Pos (16U)
15894#define RCC_APB1LENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1LENR_SPDIFRXEN_Pos)
15895#define RCC_APB1LENR_SPDIFRXEN RCC_APB1LENR_SPDIFRXEN_Msk
15896#define RCC_APB1LENR_USART2EN_Pos (17U)
15897#define RCC_APB1LENR_USART2EN_Msk (0x1UL << RCC_APB1LENR_USART2EN_Pos)
15898#define RCC_APB1LENR_USART2EN RCC_APB1LENR_USART2EN_Msk
15899#define RCC_APB1LENR_USART3EN_Pos (18U)
15900#define RCC_APB1LENR_USART3EN_Msk (0x1UL << RCC_APB1LENR_USART3EN_Pos)
15901#define RCC_APB1LENR_USART3EN RCC_APB1LENR_USART3EN_Msk
15902#define RCC_APB1LENR_UART4EN_Pos (19U)
15903#define RCC_APB1LENR_UART4EN_Msk (0x1UL << RCC_APB1LENR_UART4EN_Pos)
15904#define RCC_APB1LENR_UART4EN RCC_APB1LENR_UART4EN_Msk
15905#define RCC_APB1LENR_UART5EN_Pos (20U)
15906#define RCC_APB1LENR_UART5EN_Msk (0x1UL << RCC_APB1LENR_UART5EN_Pos)
15907#define RCC_APB1LENR_UART5EN RCC_APB1LENR_UART5EN_Msk
15908#define RCC_APB1LENR_I2C1EN_Pos (21U)
15909#define RCC_APB1LENR_I2C1EN_Msk (0x1UL << RCC_APB1LENR_I2C1EN_Pos)
15910#define RCC_APB1LENR_I2C1EN RCC_APB1LENR_I2C1EN_Msk
15911#define RCC_APB1LENR_I2C2EN_Pos (22U)
15912#define RCC_APB1LENR_I2C2EN_Msk (0x1UL << RCC_APB1LENR_I2C2EN_Pos)
15913#define RCC_APB1LENR_I2C2EN RCC_APB1LENR_I2C2EN_Msk
15914#define RCC_APB1LENR_I2C3EN_Pos (23U)
15915#define RCC_APB1LENR_I2C3EN_Msk (0x1UL << RCC_APB1LENR_I2C3EN_Pos)
15916#define RCC_APB1LENR_I2C3EN RCC_APB1LENR_I2C3EN_Msk
15917#define RCC_APB1LENR_I2C5EN_Pos (25U)
15918#define RCC_APB1LENR_I2C5EN_Msk (0x1UL << RCC_APB1LENR_I2C5EN_Pos)
15919#define RCC_APB1LENR_I2C5EN RCC_APB1LENR_I2C5EN_Msk
15920#define RCC_APB1LENR_CECEN_Pos (27U)
15921#define RCC_APB1LENR_CECEN_Msk (0x1UL << RCC_APB1LENR_CECEN_Pos)
15922#define RCC_APB1LENR_CECEN RCC_APB1LENR_CECEN_Msk
15923#define RCC_APB1LENR_DAC12EN_Pos (29U)
15924#define RCC_APB1LENR_DAC12EN_Msk (0x1UL << RCC_APB1LENR_DAC12EN_Pos)
15925#define RCC_APB1LENR_DAC12EN RCC_APB1LENR_DAC12EN_Msk
15926#define RCC_APB1LENR_UART7EN_Pos (30U)
15927#define RCC_APB1LENR_UART7EN_Msk (0x1UL << RCC_APB1LENR_UART7EN_Pos)
15928#define RCC_APB1LENR_UART7EN RCC_APB1LENR_UART7EN_Msk
15929#define RCC_APB1LENR_UART8EN_Pos (31U)
15930#define RCC_APB1LENR_UART8EN_Msk (0x1UL << RCC_APB1LENR_UART8EN_Pos)
15931#define RCC_APB1LENR_UART8EN RCC_APB1LENR_UART8EN_Msk
15932
15933/* Legacy define */
15934#define RCC_APB1LENR_HDMICECEN_Pos RCC_APB1LENR_CECEN_Pos
15935#define RCC_APB1LENR_HDMICECEN_Msk RCC_APB1LENR_CECEN_Msk
15936#define RCC_APB1LENR_HDMICECEN RCC_APB1LENR_CECEN
15937/******************** Bit definition for RCC_APB1HENR register ******************/
15938#define RCC_APB1HENR_CRSEN_Pos (1U)
15939#define RCC_APB1HENR_CRSEN_Msk (0x1UL << RCC_APB1HENR_CRSEN_Pos)
15940#define RCC_APB1HENR_CRSEN RCC_APB1HENR_CRSEN_Msk
15941#define RCC_APB1HENR_SWPMIEN_Pos (2U)
15942#define RCC_APB1HENR_SWPMIEN_Msk (0x1UL << RCC_APB1HENR_SWPMIEN_Pos)
15943#define RCC_APB1HENR_SWPMIEN RCC_APB1HENR_SWPMIEN_Msk
15944#define RCC_APB1HENR_OPAMPEN_Pos (4U)
15945#define RCC_APB1HENR_OPAMPEN_Msk (0x1UL << RCC_APB1HENR_OPAMPEN_Pos)
15946#define RCC_APB1HENR_OPAMPEN RCC_APB1HENR_OPAMPEN_Msk
15947#define RCC_APB1HENR_MDIOSEN_Pos (5U)
15948#define RCC_APB1HENR_MDIOSEN_Msk (0x1UL << RCC_APB1HENR_MDIOSEN_Pos)
15949#define RCC_APB1HENR_MDIOSEN RCC_APB1HENR_MDIOSEN_Msk
15950#define RCC_APB1HENR_FDCANEN_Pos (8U)
15951#define RCC_APB1HENR_FDCANEN_Msk (0x1UL << RCC_APB1HENR_FDCANEN_Pos)
15952#define RCC_APB1HENR_FDCANEN RCC_APB1HENR_FDCANEN_Msk
15953#define RCC_APB1HENR_TIM23EN_Pos (24U)
15954#define RCC_APB1HENR_TIM23EN_Msk (0x1UL << RCC_APB1HENR_TIM23EN_Pos)
15955#define RCC_APB1HENR_TIM23EN RCC_APB1HENR_TIM23EN_Msk
15956#define RCC_APB1HENR_TIM24EN_Pos (25U)
15957#define RCC_APB1HENR_TIM24EN_Msk (0x1UL << RCC_APB1HENR_TIM24EN_Pos)
15958#define RCC_APB1HENR_TIM24EN RCC_APB1HENR_TIM24EN_Msk
15959
15960/******************** Bit definition for RCC_APB2ENR register ******************/
15961#define RCC_APB2ENR_TIM1EN_Pos (0U)
15962#define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)
15963#define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk
15964#define RCC_APB2ENR_TIM8EN_Pos (1U)
15965#define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)
15966#define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk
15967#define RCC_APB2ENR_USART1EN_Pos (4U)
15968#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)
15969#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk
15970#define RCC_APB2ENR_USART6EN_Pos (5U)
15971#define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos)
15972#define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk
15973#define RCC_APB2ENR_UART9EN_Pos (6U)
15974#define RCC_APB2ENR_UART9EN_Msk (0x1UL << RCC_APB2ENR_UART9EN_Pos)
15975#define RCC_APB2ENR_UART9EN RCC_APB2ENR_UART9EN_Msk
15976#define RCC_APB2ENR_USART10EN_Pos (7U)
15977#define RCC_APB2ENR_USART10EN_Msk (0x1UL << RCC_APB2ENR_USART10EN_Pos)
15978#define RCC_APB2ENR_USART10EN RCC_APB2ENR_USART10EN_Msk
15979#define RCC_APB2ENR_SPI1EN_Pos (12U)
15980#define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)
15981#define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk
15982#define RCC_APB2ENR_SPI4EN_Pos (13U)
15983#define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)
15984#define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk
15985#define RCC_APB2ENR_TIM15EN_Pos (16U)
15986#define RCC_APB2ENR_TIM15EN_Msk (0x1UL << RCC_APB2ENR_TIM15EN_Pos)
15987#define RCC_APB2ENR_TIM15EN RCC_APB2ENR_TIM15EN_Msk
15988#define RCC_APB2ENR_TIM16EN_Pos (17U)
15989#define RCC_APB2ENR_TIM16EN_Msk (0x1UL << RCC_APB2ENR_TIM16EN_Pos)
15990#define RCC_APB2ENR_TIM16EN RCC_APB2ENR_TIM16EN_Msk
15991#define RCC_APB2ENR_TIM17EN_Pos (18U)
15992#define RCC_APB2ENR_TIM17EN_Msk (0x1UL << RCC_APB2ENR_TIM17EN_Pos)
15993#define RCC_APB2ENR_TIM17EN RCC_APB2ENR_TIM17EN_Msk
15994#define RCC_APB2ENR_SPI5EN_Pos (20U)
15995#define RCC_APB2ENR_SPI5EN_Msk (0x1UL << RCC_APB2ENR_SPI5EN_Pos)
15996#define RCC_APB2ENR_SPI5EN RCC_APB2ENR_SPI5EN_Msk
15997#define RCC_APB2ENR_SAI1EN_Pos (22U)
15998#define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)
15999#define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk
16000#define RCC_APB2ENR_DFSDM1EN_Pos (30U)
16001#define RCC_APB2ENR_DFSDM1EN_Msk (0x1UL << RCC_APB2ENR_DFSDM1EN_Pos)
16002#define RCC_APB2ENR_DFSDM1EN RCC_APB2ENR_DFSDM1EN_Msk
16003
16004/******************** Bit definition for RCC_APB4ENR register ******************/
16005#define RCC_APB4ENR_SYSCFGEN_Pos (1U)
16006#define RCC_APB4ENR_SYSCFGEN_Msk (0x1UL << RCC_APB4ENR_SYSCFGEN_Pos)
16007#define RCC_APB4ENR_SYSCFGEN RCC_APB4ENR_SYSCFGEN_Msk
16008#define RCC_APB4ENR_LPUART1EN_Pos (3U)
16009#define RCC_APB4ENR_LPUART1EN_Msk (0x1UL << RCC_APB4ENR_LPUART1EN_Pos)
16010#define RCC_APB4ENR_LPUART1EN RCC_APB4ENR_LPUART1EN_Msk
16011#define RCC_APB4ENR_SPI6EN_Pos (5U)
16012#define RCC_APB4ENR_SPI6EN_Msk (0x1UL << RCC_APB4ENR_SPI6EN_Pos)
16013#define RCC_APB4ENR_SPI6EN RCC_APB4ENR_SPI6EN_Msk
16014#define RCC_APB4ENR_I2C4EN_Pos (7U)
16015#define RCC_APB4ENR_I2C4EN_Msk (0x1UL << RCC_APB4ENR_I2C4EN_Pos)
16016#define RCC_APB4ENR_I2C4EN RCC_APB4ENR_I2C4EN_Msk
16017#define RCC_APB4ENR_LPTIM2EN_Pos (9U)
16018#define RCC_APB4ENR_LPTIM2EN_Msk (0x1UL << RCC_APB4ENR_LPTIM2EN_Pos)
16019#define RCC_APB4ENR_LPTIM2EN RCC_APB4ENR_LPTIM2EN_Msk
16020#define RCC_APB4ENR_LPTIM3EN_Pos (10U)
16021#define RCC_APB4ENR_LPTIM3EN_Msk (0x1UL << RCC_APB4ENR_LPTIM3EN_Pos)
16022#define RCC_APB4ENR_LPTIM3EN RCC_APB4ENR_LPTIM3EN_Msk
16023#define RCC_APB4ENR_LPTIM4EN_Pos (11U)
16024#define RCC_APB4ENR_LPTIM4EN_Msk (0x1UL << RCC_APB4ENR_LPTIM4EN_Pos)
16025#define RCC_APB4ENR_LPTIM4EN RCC_APB4ENR_LPTIM4EN_Msk
16026#define RCC_APB4ENR_LPTIM5EN_Pos (12U)
16027#define RCC_APB4ENR_LPTIM5EN_Msk (0x1UL << RCC_APB4ENR_LPTIM5EN_Pos)
16028#define RCC_APB4ENR_LPTIM5EN RCC_APB4ENR_LPTIM5EN_Msk
16029#define RCC_APB4ENR_COMP12EN_Pos (14U)
16030#define RCC_APB4ENR_COMP12EN_Msk (0x1UL << RCC_APB4ENR_COMP12EN_Pos)
16031#define RCC_APB4ENR_COMP12EN RCC_APB4ENR_COMP12EN_Msk
16032#define RCC_APB4ENR_VREFEN_Pos (15U)
16033#define RCC_APB4ENR_VREFEN_Msk (0x1UL << RCC_APB4ENR_VREFEN_Pos)
16034#define RCC_APB4ENR_VREFEN RCC_APB4ENR_VREFEN_Msk
16035#define RCC_APB4ENR_RTCAPBEN_Pos (16U)
16036#define RCC_APB4ENR_RTCAPBEN_Msk (0x1UL << RCC_APB4ENR_RTCAPBEN_Pos)
16037#define RCC_APB4ENR_RTCAPBEN RCC_APB4ENR_RTCAPBEN_Msk
16038#define RCC_APB4ENR_SAI4EN_Pos (21U)
16039#define RCC_APB4ENR_SAI4EN_Msk (0x1UL << RCC_APB4ENR_SAI4EN_Pos)
16040#define RCC_APB4ENR_SAI4EN RCC_APB4ENR_SAI4EN_Msk
16041
16042#define RCC_APB4ENR_DTSEN_Pos (26U)
16043#define RCC_APB4ENR_DTSEN_Msk (0x1UL << RCC_APB4ENR_DTSEN_Pos)
16044#define RCC_APB4ENR_DTSEN RCC_APB4ENR_DTSEN_Msk
16045
16046/******************** Bit definition for RCC_AHB3RSTR register ***************/
16047#define RCC_AHB3RSTR_MDMARST_Pos (0U)
16048#define RCC_AHB3RSTR_MDMARST_Msk (0x1UL << RCC_AHB3RSTR_MDMARST_Pos)
16049#define RCC_AHB3RSTR_MDMARST RCC_AHB3RSTR_MDMARST_Msk
16050#define RCC_AHB3RSTR_DMA2DRST_Pos (4U)
16051#define RCC_AHB3RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB3RSTR_DMA2DRST_Pos)
16052#define RCC_AHB3RSTR_DMA2DRST RCC_AHB3RSTR_DMA2DRST_Msk
16053#define RCC_AHB3RSTR_FMCRST_Pos (12U)
16054#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)
16055#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk
16056#define RCC_AHB3RSTR_OSPI1RST_Pos (14U)
16057#define RCC_AHB3RSTR_OSPI1RST_Msk (0x1UL << RCC_AHB3RSTR_OSPI1RST_Pos)
16058#define RCC_AHB3RSTR_OSPI1RST RCC_AHB3RSTR_OSPI1RST_Msk
16059#define RCC_AHB3RSTR_SDMMC1RST_Pos (16U)
16060#define RCC_AHB3RSTR_SDMMC1RST_Msk (0x1UL << RCC_AHB3RSTR_SDMMC1RST_Pos)
16061#define RCC_AHB3RSTR_SDMMC1RST RCC_AHB3RSTR_SDMMC1RST_Msk
16062#define RCC_AHB3RSTR_OSPI2RST_Pos (19U)
16063#define RCC_AHB3RSTR_OSPI2RST_Msk (0x1UL << RCC_AHB3RSTR_OSPI2RST_Pos)
16064#define RCC_AHB3RSTR_OSPI2RST RCC_AHB3RSTR_OSPI2RST_Msk
16065#define RCC_AHB3RSTR_IOMNGRRST_Pos (21U)
16066#define RCC_AHB3RSTR_IOMNGRRST_Msk (0x1UL << RCC_AHB3RSTR_IOMNGRRST_Pos)
16067#define RCC_AHB3RSTR_IOMNGRRST RCC_AHB3RSTR_IOMNGRRST_Msk
16068#define RCC_AHB3RSTR_OTFDEC1RST_Pos (22U)
16069#define RCC_AHB3RSTR_OTFDEC1RST_Msk (0x1UL << RCC_AHB3RSTR_OTFDEC1RST_Pos)
16070#define RCC_AHB3RSTR_OTFDEC1RST RCC_AHB3RSTR_OTFDEC1RST_Msk
16071#define RCC_AHB3RSTR_OTFDEC2RST_Pos (23U)
16072#define RCC_AHB3RSTR_OTFDEC2RST_Msk (0x1UL << RCC_AHB3RSTR_OTFDEC2RST_Pos)
16073#define RCC_AHB3RSTR_OTFDEC2RST RCC_AHB3RSTR_OTFDEC2RST_Msk
16074#define RCC_AHB3RSTR_CPURST_Pos (31U)
16075#define RCC_AHB3RSTR_CPURST_Msk (0x1UL << RCC_AHB3RSTR_CPURST_Pos)
16076#define RCC_AHB3RSTR_CPURST RCC_AHB3RSTR_CPURST_Msk
16077
16078
16079/******************** Bit definition for RCC_AHB1RSTR register ***************/
16080#define RCC_AHB1RSTR_DMA1RST_Pos (0U)
16081#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)
16082#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk
16083#define RCC_AHB1RSTR_DMA2RST_Pos (1U)
16084#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)
16085#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk
16086#define RCC_AHB1RSTR_ADC12RST_Pos (5U)
16087#define RCC_AHB1RSTR_ADC12RST_Msk (0x1UL << RCC_AHB1RSTR_ADC12RST_Pos)
16088#define RCC_AHB1RSTR_ADC12RST RCC_AHB1RSTR_ADC12RST_Msk
16089#define RCC_AHB1RSTR_ETH1MACRST_Pos (15U)
16090#define RCC_AHB1RSTR_ETH1MACRST_Msk (0x1UL << RCC_AHB1RSTR_ETH1MACRST_Pos)
16091#define RCC_AHB1RSTR_ETH1MACRST RCC_AHB1RSTR_ETH1MACRST_Msk
16092#define RCC_AHB1RSTR_USB1OTGHSRST_Pos (25U)
16093#define RCC_AHB1RSTR_USB1OTGHSRST_Msk (0x1UL << RCC_AHB1RSTR_USB1OTGHSRST_Pos)
16094#define RCC_AHB1RSTR_USB1OTGHSRST RCC_AHB1RSTR_USB1OTGHSRST_Msk
16095
16096/******************** Bit definition for RCC_AHB2RSTR register ***************/
16097#define RCC_AHB2RSTR_DCMI_PSSIRST_Pos (0U)
16098#define RCC_AHB2RSTR_DCMI_PSSIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMI_PSSIRST_Pos)
16099#define RCC_AHB2RSTR_DCMI_PSSIRST RCC_AHB2RSTR_DCMI_PSSIRST_Msk
16100#define RCC_AHB2RSTR_CRYPRST_Pos (4U)
16101#define RCC_AHB2RSTR_CRYPRST_Msk (0x1UL << RCC_AHB2RSTR_CRYPRST_Pos)
16102#define RCC_AHB2RSTR_CRYPRST RCC_AHB2RSTR_CRYPRST_Msk
16103#define RCC_AHB2RSTR_HASHRST_Pos (5U)
16104#define RCC_AHB2RSTR_HASHRST_Msk (0x1UL << RCC_AHB2RSTR_HASHRST_Pos)
16105#define RCC_AHB2RSTR_HASHRST RCC_AHB2RSTR_HASHRST_Msk
16106#define RCC_AHB2RSTR_RNGRST_Pos (6U)
16107#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)
16108#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk
16109#define RCC_AHB2RSTR_SDMMC2RST_Pos (9U)
16110#define RCC_AHB2RSTR_SDMMC2RST_Msk (0x1UL << RCC_AHB2RSTR_SDMMC2RST_Pos)
16111#define RCC_AHB2RSTR_SDMMC2RST RCC_AHB2RSTR_SDMMC2RST_Msk
16112#define RCC_AHB2RSTR_FMACRST_Pos (16U)
16113#define RCC_AHB2RSTR_FMACRST_Msk (0x1UL << RCC_AHB2RSTR_FMACRST_Pos)
16114#define RCC_AHB2RSTR_FMACRST RCC_AHB2RSTR_FMACRST_Msk
16115#define RCC_AHB2RSTR_CORDICRST_Pos (17U)
16116#define RCC_AHB2RSTR_CORDICRST_Msk (0x1UL << RCC_AHB2RSTR_CORDICRST_Pos)
16117#define RCC_AHB2RSTR_CORDICRST RCC_AHB2RSTR_CORDICRST_Msk
16118
16119/* Legacy define */
16120#define RCC_AHB2RSTR_DCMIRST_Pos RCC_AHB2RSTR_DCMI_PSSIRST_Pos
16121#define RCC_AHB2RSTR_DCMIRST_Msk RCC_AHB2RSTR_DCMI_PSSIRST_Msk
16122#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMI_PSSIRST
16123/******************** Bit definition for RCC_AHB4RSTR register ******************/
16124#define RCC_AHB4RSTR_GPIOARST_Pos (0U)
16125#define RCC_AHB4RSTR_GPIOARST_Msk (0x1UL << RCC_AHB4RSTR_GPIOARST_Pos)
16126#define RCC_AHB4RSTR_GPIOARST RCC_AHB4RSTR_GPIOARST_Msk
16127#define RCC_AHB4RSTR_GPIOBRST_Pos (1U)
16128#define RCC_AHB4RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOBRST_Pos)
16129#define RCC_AHB4RSTR_GPIOBRST RCC_AHB4RSTR_GPIOBRST_Msk
16130#define RCC_AHB4RSTR_GPIOCRST_Pos (2U)
16131#define RCC_AHB4RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOCRST_Pos)
16132#define RCC_AHB4RSTR_GPIOCRST RCC_AHB4RSTR_GPIOCRST_Msk
16133#define RCC_AHB4RSTR_GPIODRST_Pos (3U)
16134#define RCC_AHB4RSTR_GPIODRST_Msk (0x1UL << RCC_AHB4RSTR_GPIODRST_Pos)
16135#define RCC_AHB4RSTR_GPIODRST RCC_AHB4RSTR_GPIODRST_Msk
16136#define RCC_AHB4RSTR_GPIOERST_Pos (4U)
16137#define RCC_AHB4RSTR_GPIOERST_Msk (0x1UL << RCC_AHB4RSTR_GPIOERST_Pos)
16138#define RCC_AHB4RSTR_GPIOERST RCC_AHB4RSTR_GPIOERST_Msk
16139#define RCC_AHB4RSTR_GPIOFRST_Pos (5U)
16140#define RCC_AHB4RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOFRST_Pos)
16141#define RCC_AHB4RSTR_GPIOFRST RCC_AHB4RSTR_GPIOFRST_Msk
16142#define RCC_AHB4RSTR_GPIOGRST_Pos (6U)
16143#define RCC_AHB4RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOGRST_Pos)
16144#define RCC_AHB4RSTR_GPIOGRST RCC_AHB4RSTR_GPIOGRST_Msk
16145#define RCC_AHB4RSTR_GPIOHRST_Pos (7U)
16146#define RCC_AHB4RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOHRST_Pos)
16147#define RCC_AHB4RSTR_GPIOHRST RCC_AHB4RSTR_GPIOHRST_Msk
16148#define RCC_AHB4RSTR_GPIOJRST_Pos (9U)
16149#define RCC_AHB4RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOJRST_Pos)
16150#define RCC_AHB4RSTR_GPIOJRST RCC_AHB4RSTR_GPIOJRST_Msk
16151#define RCC_AHB4RSTR_GPIOKRST_Pos (10U)
16152#define RCC_AHB4RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB4RSTR_GPIOKRST_Pos)
16153#define RCC_AHB4RSTR_GPIOKRST RCC_AHB4RSTR_GPIOKRST_Msk
16154#define RCC_AHB4RSTR_CRCRST_Pos (19U)
16155#define RCC_AHB4RSTR_CRCRST_Msk (0x1UL << RCC_AHB4RSTR_CRCRST_Pos)
16156#define RCC_AHB4RSTR_CRCRST RCC_AHB4RSTR_CRCRST_Msk
16157#define RCC_AHB4RSTR_BDMARST_Pos (21U)
16158#define RCC_AHB4RSTR_BDMARST_Msk (0x1UL << RCC_AHB4RSTR_BDMARST_Pos)
16159#define RCC_AHB4RSTR_BDMARST RCC_AHB4RSTR_BDMARST_Msk
16160#define RCC_AHB4RSTR_ADC3RST_Pos (24U)
16161#define RCC_AHB4RSTR_ADC3RST_Msk (0x1UL << RCC_AHB4RSTR_ADC3RST_Pos)
16162#define RCC_AHB4RSTR_ADC3RST RCC_AHB4RSTR_ADC3RST_Msk
16163#define RCC_AHB4RSTR_HSEMRST_Pos (25U)
16164#define RCC_AHB4RSTR_HSEMRST_Msk (0x1UL << RCC_AHB4RSTR_HSEMRST_Pos)
16165#define RCC_AHB4RSTR_HSEMRST RCC_AHB4RSTR_HSEMRST_Msk
16166
16167
16168/******************** Bit definition for RCC_APB3RSTR register ******************/
16169#define RCC_APB3RSTR_LTDCRST_Pos (3U)
16170#define RCC_APB3RSTR_LTDCRST_Msk (0x1UL << RCC_APB3RSTR_LTDCRST_Pos)
16171#define RCC_APB3RSTR_LTDCRST RCC_APB3RSTR_LTDCRST_Msk
16172
16173/******************** Bit definition for RCC_APB1LRSTR register ******************/
16174
16175#define RCC_APB1LRSTR_TIM2RST_Pos (0U)
16176#define RCC_APB1LRSTR_TIM2RST_Msk (0x1UL << RCC_APB1LRSTR_TIM2RST_Pos)
16177#define RCC_APB1LRSTR_TIM2RST RCC_APB1LRSTR_TIM2RST_Msk
16178#define RCC_APB1LRSTR_TIM3RST_Pos (1U)
16179#define RCC_APB1LRSTR_TIM3RST_Msk (0x1UL << RCC_APB1LRSTR_TIM3RST_Pos)
16180#define RCC_APB1LRSTR_TIM3RST RCC_APB1LRSTR_TIM3RST_Msk
16181#define RCC_APB1LRSTR_TIM4RST_Pos (2U)
16182#define RCC_APB1LRSTR_TIM4RST_Msk (0x1UL << RCC_APB1LRSTR_TIM4RST_Pos)
16183#define RCC_APB1LRSTR_TIM4RST RCC_APB1LRSTR_TIM4RST_Msk
16184#define RCC_APB1LRSTR_TIM5RST_Pos (3U)
16185#define RCC_APB1LRSTR_TIM5RST_Msk (0x1UL << RCC_APB1LRSTR_TIM5RST_Pos)
16186#define RCC_APB1LRSTR_TIM5RST RCC_APB1LRSTR_TIM5RST_Msk
16187#define RCC_APB1LRSTR_TIM6RST_Pos (4U)
16188#define RCC_APB1LRSTR_TIM6RST_Msk (0x1UL << RCC_APB1LRSTR_TIM6RST_Pos)
16189#define RCC_APB1LRSTR_TIM6RST RCC_APB1LRSTR_TIM6RST_Msk
16190#define RCC_APB1LRSTR_TIM7RST_Pos (5U)
16191#define RCC_APB1LRSTR_TIM7RST_Msk (0x1UL << RCC_APB1LRSTR_TIM7RST_Pos)
16192#define RCC_APB1LRSTR_TIM7RST RCC_APB1LRSTR_TIM7RST_Msk
16193#define RCC_APB1LRSTR_TIM12RST_Pos (6U)
16194#define RCC_APB1LRSTR_TIM12RST_Msk (0x1UL << RCC_APB1LRSTR_TIM12RST_Pos)
16195#define RCC_APB1LRSTR_TIM12RST RCC_APB1LRSTR_TIM12RST_Msk
16196#define RCC_APB1LRSTR_TIM13RST_Pos (7U)
16197#define RCC_APB1LRSTR_TIM13RST_Msk (0x1UL << RCC_APB1LRSTR_TIM13RST_Pos)
16198#define RCC_APB1LRSTR_TIM13RST RCC_APB1LRSTR_TIM13RST_Msk
16199#define RCC_APB1LRSTR_TIM14RST_Pos (8U)
16200#define RCC_APB1LRSTR_TIM14RST_Msk (0x1UL << RCC_APB1LRSTR_TIM14RST_Pos)
16201#define RCC_APB1LRSTR_TIM14RST RCC_APB1LRSTR_TIM14RST_Msk
16202#define RCC_APB1LRSTR_LPTIM1RST_Pos (9U)
16203#define RCC_APB1LRSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1LRSTR_LPTIM1RST_Pos)
16204#define RCC_APB1LRSTR_LPTIM1RST RCC_APB1LRSTR_LPTIM1RST_Msk
16205#define RCC_APB1LRSTR_SPI2RST_Pos (14U)
16206#define RCC_APB1LRSTR_SPI2RST_Msk (0x1UL << RCC_APB1LRSTR_SPI2RST_Pos)
16207#define RCC_APB1LRSTR_SPI2RST RCC_APB1LRSTR_SPI2RST_Msk
16208#define RCC_APB1LRSTR_SPI3RST_Pos (15U)
16209#define RCC_APB1LRSTR_SPI3RST_Msk (0x1UL << RCC_APB1LRSTR_SPI3RST_Pos)
16210#define RCC_APB1LRSTR_SPI3RST RCC_APB1LRSTR_SPI3RST_Msk
16211#define RCC_APB1LRSTR_SPDIFRXRST_Pos (16U)
16212#define RCC_APB1LRSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1LRSTR_SPDIFRXRST_Pos)
16213#define RCC_APB1LRSTR_SPDIFRXRST RCC_APB1LRSTR_SPDIFRXRST_Msk
16214#define RCC_APB1LRSTR_USART2RST_Pos (17U)
16215#define RCC_APB1LRSTR_USART2RST_Msk (0x1UL << RCC_APB1LRSTR_USART2RST_Pos)
16216#define RCC_APB1LRSTR_USART2RST RCC_APB1LRSTR_USART2RST_Msk
16217#define RCC_APB1LRSTR_USART3RST_Pos (18U)
16218#define RCC_APB1LRSTR_USART3RST_Msk (0x1UL << RCC_APB1LRSTR_USART3RST_Pos)
16219#define RCC_APB1LRSTR_USART3RST RCC_APB1LRSTR_USART3RST_Msk
16220#define RCC_APB1LRSTR_UART4RST_Pos (19U)
16221#define RCC_APB1LRSTR_UART4RST_Msk (0x1UL << RCC_APB1LRSTR_UART4RST_Pos)
16222#define RCC_APB1LRSTR_UART4RST RCC_APB1LRSTR_UART4RST_Msk
16223#define RCC_APB1LRSTR_UART5RST_Pos (20U)
16224#define RCC_APB1LRSTR_UART5RST_Msk (0x1UL << RCC_APB1LRSTR_UART5RST_Pos)
16225#define RCC_APB1LRSTR_UART5RST RCC_APB1LRSTR_UART5RST_Msk
16226#define RCC_APB1LRSTR_I2C1RST_Pos (21U)
16227#define RCC_APB1LRSTR_I2C1RST_Msk (0x1UL << RCC_APB1LRSTR_I2C1RST_Pos)
16228#define RCC_APB1LRSTR_I2C1RST RCC_APB1LRSTR_I2C1RST_Msk
16229#define RCC_APB1LRSTR_I2C2RST_Pos (22U)
16230#define RCC_APB1LRSTR_I2C2RST_Msk (0x1UL << RCC_APB1LRSTR_I2C2RST_Pos)
16231#define RCC_APB1LRSTR_I2C2RST RCC_APB1LRSTR_I2C2RST_Msk
16232#define RCC_APB1LRSTR_I2C3RST_Pos (23U)
16233#define RCC_APB1LRSTR_I2C3RST_Msk (0x1UL << RCC_APB1LRSTR_I2C3RST_Pos)
16234#define RCC_APB1LRSTR_I2C3RST RCC_APB1LRSTR_I2C3RST_Msk
16235#define RCC_APB1LRSTR_I2C5RST_Pos (25U)
16236#define RCC_APB1LRSTR_I2C5RST_Msk (0x1UL << RCC_APB1LRSTR_I2C5RST_Pos)
16237#define RCC_APB1LRSTR_I2C5RST RCC_APB1LRSTR_I2C5RST_Msk
16238#define RCC_APB1LRSTR_CECRST_Pos (27U)
16239#define RCC_APB1LRSTR_CECRST_Msk (0x1UL << RCC_APB1LRSTR_CECRST_Pos)
16240#define RCC_APB1LRSTR_CECRST RCC_APB1LRSTR_CECRST_Msk
16241#define RCC_APB1LRSTR_DAC12RST_Pos (29U)
16242#define RCC_APB1LRSTR_DAC12RST_Msk (0x1UL << RCC_APB1LRSTR_DAC12RST_Pos)
16243#define RCC_APB1LRSTR_DAC12RST RCC_APB1LRSTR_DAC12RST_Msk
16244#define RCC_APB1LRSTR_UART7RST_Pos (30U)
16245#define RCC_APB1LRSTR_UART7RST_Msk (0x1UL << RCC_APB1LRSTR_UART7RST_Pos)
16246#define RCC_APB1LRSTR_UART7RST RCC_APB1LRSTR_UART7RST_Msk
16247#define RCC_APB1LRSTR_UART8RST_Pos (31U)
16248#define RCC_APB1LRSTR_UART8RST_Msk (0x1UL << RCC_APB1LRSTR_UART8RST_Pos)
16249#define RCC_APB1LRSTR_UART8RST RCC_APB1LRSTR_UART8RST_Msk
16250
16251/* Legacy define */
16252#define RCC_APB1LRSTR_HDMICECRST_Pos RCC_APB1LRSTR_CECRST_Pos
16253#define RCC_APB1LRSTR_HDMICECRST_Msk RCC_APB1LRSTR_CECRST_Msk
16254#define RCC_APB1LRSTR_HDMICECRST RCC_APB1LRSTR_CECRST
16255/******************** Bit definition for RCC_APB1HRSTR register ******************/
16256#define RCC_APB1HRSTR_CRSRST_Pos (1U)
16257#define RCC_APB1HRSTR_CRSRST_Msk (0x1UL << RCC_APB1HRSTR_CRSRST_Pos)
16258#define RCC_APB1HRSTR_CRSRST RCC_APB1HRSTR_CRSRST_Msk
16259#define RCC_APB1HRSTR_SWPMIRST_Pos (2U)
16260#define RCC_APB1HRSTR_SWPMIRST_Msk (0x1UL << RCC_APB1HRSTR_SWPMIRST_Pos)
16261#define RCC_APB1HRSTR_SWPMIRST RCC_APB1HRSTR_SWPMIRST_Msk
16262#define RCC_APB1HRSTR_OPAMPRST_Pos (4U)
16263#define RCC_APB1HRSTR_OPAMPRST_Msk (0x1UL << RCC_APB1HRSTR_OPAMPRST_Pos)
16264#define RCC_APB1HRSTR_OPAMPRST RCC_APB1HRSTR_OPAMPRST_Msk
16265#define RCC_APB1HRSTR_MDIOSRST_Pos (5U)
16266#define RCC_APB1HRSTR_MDIOSRST_Msk (0x1UL << RCC_APB1HRSTR_MDIOSRST_Pos)
16267#define RCC_APB1HRSTR_MDIOSRST RCC_APB1HRSTR_MDIOSRST_Msk
16268#define RCC_APB1HRSTR_FDCANRST_Pos (8U)
16269#define RCC_APB1HRSTR_FDCANRST_Msk (0x1UL << RCC_APB1HRSTR_FDCANRST_Pos)
16270#define RCC_APB1HRSTR_FDCANRST RCC_APB1HRSTR_FDCANRST_Msk
16271#define RCC_APB1HRSTR_TIM23RST_Pos (24U)
16272#define RCC_APB1HRSTR_TIM23RST_Msk (0x1UL << RCC_APB1HRSTR_TIM23RST_Pos)
16273#define RCC_APB1HRSTR_TIM23RST RCC_APB1HRSTR_TIM23RST_Msk
16274#define RCC_APB1HRSTR_TIM24RST_Pos (25U)
16275#define RCC_APB1HRSTR_TIM24RST_Msk (0x1UL << RCC_APB1HRSTR_TIM24RST_Pos)
16276#define RCC_APB1HRSTR_TIM24RST RCC_APB1HRSTR_TIM24RST_Msk
16277
16278/******************** Bit definition for RCC_APB2RSTR register ******************/
16279#define RCC_APB2RSTR_TIM1RST_Pos (0U)
16280#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)
16281#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk
16282#define RCC_APB2RSTR_TIM8RST_Pos (1U)
16283#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)
16284#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk
16285#define RCC_APB2RSTR_USART1RST_Pos (4U)
16286#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)
16287#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk
16288#define RCC_APB2RSTR_USART6RST_Pos (5U)
16289#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)
16290#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk
16291#define RCC_APB2RSTR_UART9RST_Pos (6U)
16292#define RCC_APB2RSTR_UART9RST_Msk (0x1UL << RCC_APB2RSTR_UART9RST_Pos)
16293#define RCC_APB2RSTR_UART9RST RCC_APB2RSTR_UART9RST_Msk
16294#define RCC_APB2RSTR_USART10RST_Pos (7U)
16295#define RCC_APB2RSTR_USART10RST_Msk (0x1UL << RCC_APB2RSTR_USART10RST_Pos)
16296#define RCC_APB2RSTR_USART10RST RCC_APB2RSTR_USART10RST_Msk
16297#define RCC_APB2RSTR_SPI1RST_Pos (12U)
16298#define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)
16299#define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk
16300#define RCC_APB2RSTR_SPI4RST_Pos (13U)
16301#define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)
16302#define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk
16303#define RCC_APB2RSTR_TIM15RST_Pos (16U)
16304#define RCC_APB2RSTR_TIM15RST_Msk (0x1UL << RCC_APB2RSTR_TIM15RST_Pos)
16305#define RCC_APB2RSTR_TIM15RST RCC_APB2RSTR_TIM15RST_Msk
16306#define RCC_APB2RSTR_TIM16RST_Pos (17U)
16307#define RCC_APB2RSTR_TIM16RST_Msk (0x1UL << RCC_APB2RSTR_TIM16RST_Pos)
16308#define RCC_APB2RSTR_TIM16RST RCC_APB2RSTR_TIM16RST_Msk
16309#define RCC_APB2RSTR_TIM17RST_Pos (18U)
16310#define RCC_APB2RSTR_TIM17RST_Msk (0x1UL << RCC_APB2RSTR_TIM17RST_Pos)
16311#define RCC_APB2RSTR_TIM17RST RCC_APB2RSTR_TIM17RST_Msk
16312#define RCC_APB2RSTR_SPI5RST_Pos (20U)
16313#define RCC_APB2RSTR_SPI5RST_Msk (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)
16314#define RCC_APB2RSTR_SPI5RST RCC_APB2RSTR_SPI5RST_Msk
16315#define RCC_APB2RSTR_SAI1RST_Pos (22U)
16316#define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)
16317#define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk
16318#define RCC_APB2RSTR_DFSDM1RST_Pos (30U)
16319#define RCC_APB2RSTR_DFSDM1RST_Msk (0x1UL << RCC_APB2RSTR_DFSDM1RST_Pos)
16320#define RCC_APB2RSTR_DFSDM1RST RCC_APB2RSTR_DFSDM1RST_Msk
16321
16322/******************** Bit definition for RCC_APB4RSTR register ******************/
16323#define RCC_APB4RSTR_SYSCFGRST_Pos (1U)
16324#define RCC_APB4RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB4RSTR_SYSCFGRST_Pos)
16325#define RCC_APB4RSTR_SYSCFGRST RCC_APB4RSTR_SYSCFGRST_Msk
16326#define RCC_APB4RSTR_LPUART1RST_Pos (3U)
16327#define RCC_APB4RSTR_LPUART1RST_Msk (0x1UL << RCC_APB4RSTR_LPUART1RST_Pos)
16328#define RCC_APB4RSTR_LPUART1RST RCC_APB4RSTR_LPUART1RST_Msk
16329#define RCC_APB4RSTR_SPI6RST_Pos (5U)
16330#define RCC_APB4RSTR_SPI6RST_Msk (0x1UL << RCC_APB4RSTR_SPI6RST_Pos)
16331#define RCC_APB4RSTR_SPI6RST RCC_APB4RSTR_SPI6RST_Msk
16332#define RCC_APB4RSTR_I2C4RST_Pos (7U)
16333#define RCC_APB4RSTR_I2C4RST_Msk (0x1UL << RCC_APB4RSTR_I2C4RST_Pos)
16334#define RCC_APB4RSTR_I2C4RST RCC_APB4RSTR_I2C4RST_Msk
16335#define RCC_APB4RSTR_LPTIM2RST_Pos (9U)
16336#define RCC_APB4RSTR_LPTIM2RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM2RST_Pos)
16337#define RCC_APB4RSTR_LPTIM2RST RCC_APB4RSTR_LPTIM2RST_Msk
16338#define RCC_APB4RSTR_LPTIM3RST_Pos (10U)
16339#define RCC_APB4RSTR_LPTIM3RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM3RST_Pos)
16340#define RCC_APB4RSTR_LPTIM3RST RCC_APB4RSTR_LPTIM3RST_Msk
16341#define RCC_APB4RSTR_LPTIM4RST_Pos (11U)
16342#define RCC_APB4RSTR_LPTIM4RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM4RST_Pos)
16343#define RCC_APB4RSTR_LPTIM4RST RCC_APB4RSTR_LPTIM4RST_Msk
16344#define RCC_APB4RSTR_LPTIM5RST_Pos (12U)
16345#define RCC_APB4RSTR_LPTIM5RST_Msk (0x1UL << RCC_APB4RSTR_LPTIM5RST_Pos)
16346#define RCC_APB4RSTR_LPTIM5RST RCC_APB4RSTR_LPTIM5RST_Msk
16347#define RCC_APB4RSTR_COMP12RST_Pos (14U)
16348#define RCC_APB4RSTR_COMP12RST_Msk (0x1UL << RCC_APB4RSTR_COMP12RST_Pos)
16349#define RCC_APB4RSTR_COMP12RST RCC_APB4RSTR_COMP12RST_Msk
16350#define RCC_APB4RSTR_VREFRST_Pos (15U)
16351#define RCC_APB4RSTR_VREFRST_Msk (0x1UL << RCC_APB4RSTR_VREFRST_Pos)
16352#define RCC_APB4RSTR_VREFRST RCC_APB4RSTR_VREFRST_Msk
16353#define RCC_APB4RSTR_SAI4RST_Pos (21U)
16354#define RCC_APB4RSTR_SAI4RST_Msk (0x1UL << RCC_APB4RSTR_SAI4RST_Pos)
16355#define RCC_APB4RSTR_SAI4RST RCC_APB4RSTR_SAI4RST_Msk
16356
16357#define RCC_APB4RSTR_DTSRST_Pos (26U)
16358#define RCC_APB4RSTR_DTSRST_Msk (0x1UL << RCC_APB4RSTR_DTSRST_Pos)
16359#define RCC_APB4RSTR_DTSRST RCC_APB4RSTR_DTSRST_Msk
16360
16361/******************** Bit definition for RCC_GCR register ********************/
16362#define RCC_GCR_WW1RSC_Pos (0U)
16363#define RCC_GCR_WW1RSC_Msk (0x1UL << RCC_GCR_WW1RSC_Pos)
16364#define RCC_GCR_WW1RSC RCC_GCR_WW1RSC_Msk
16365
16366/******************** Bit definition for RCC_D3AMR register ********************/
16367#define RCC_D3AMR_BDMAAMEN_Pos (0U)
16368#define RCC_D3AMR_BDMAAMEN_Msk (0x1UL << RCC_D3AMR_BDMAAMEN_Pos)
16369#define RCC_D3AMR_BDMAAMEN RCC_D3AMR_BDMAAMEN_Msk
16370#define RCC_D3AMR_LPUART1AMEN_Pos (3U)
16371#define RCC_D3AMR_LPUART1AMEN_Msk (0x1UL << RCC_D3AMR_LPUART1AMEN_Pos)
16372#define RCC_D3AMR_LPUART1AMEN RCC_D3AMR_LPUART1AMEN_Msk
16373#define RCC_D3AMR_SPI6AMEN_Pos (5U)
16374#define RCC_D3AMR_SPI6AMEN_Msk (0x1UL << RCC_D3AMR_SPI6AMEN_Pos)
16375#define RCC_D3AMR_SPI6AMEN RCC_D3AMR_SPI6AMEN_Msk
16376#define RCC_D3AMR_I2C4AMEN_Pos (7U)
16377#define RCC_D3AMR_I2C4AMEN_Msk (0x1UL << RCC_D3AMR_I2C4AMEN_Pos)
16378#define RCC_D3AMR_I2C4AMEN RCC_D3AMR_I2C4AMEN_Msk
16379#define RCC_D3AMR_LPTIM2AMEN_Pos (9U)
16380#define RCC_D3AMR_LPTIM2AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM2AMEN_Pos)
16381#define RCC_D3AMR_LPTIM2AMEN RCC_D3AMR_LPTIM2AMEN_Msk
16382#define RCC_D3AMR_LPTIM3AMEN_Pos (10U)
16383#define RCC_D3AMR_LPTIM3AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM3AMEN_Pos)
16384#define RCC_D3AMR_LPTIM3AMEN RCC_D3AMR_LPTIM3AMEN_Msk
16385#define RCC_D3AMR_LPTIM4AMEN_Pos (11U)
16386#define RCC_D3AMR_LPTIM4AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM4AMEN_Pos)
16387#define RCC_D3AMR_LPTIM4AMEN RCC_D3AMR_LPTIM4AMEN_Msk
16388#define RCC_D3AMR_LPTIM5AMEN_Pos (12U)
16389#define RCC_D3AMR_LPTIM5AMEN_Msk (0x1UL << RCC_D3AMR_LPTIM5AMEN_Pos)
16390#define RCC_D3AMR_LPTIM5AMEN RCC_D3AMR_LPTIM5AMEN_Msk
16391#define RCC_D3AMR_COMP12AMEN_Pos (14U)
16392#define RCC_D3AMR_COMP12AMEN_Msk (0x1UL << RCC_D3AMR_COMP12AMEN_Pos)
16393#define RCC_D3AMR_COMP12AMEN RCC_D3AMR_COMP12AMEN_Msk
16394#define RCC_D3AMR_VREFAMEN_Pos (15U)
16395#define RCC_D3AMR_VREFAMEN_Msk (0x1UL << RCC_D3AMR_VREFAMEN_Pos)
16396#define RCC_D3AMR_VREFAMEN RCC_D3AMR_VREFAMEN_Msk
16397#define RCC_D3AMR_RTCAMEN_Pos (16U)
16398#define RCC_D3AMR_RTCAMEN_Msk (0x1UL << RCC_D3AMR_RTCAMEN_Pos)
16399#define RCC_D3AMR_RTCAMEN RCC_D3AMR_RTCAMEN_Msk
16400#define RCC_D3AMR_CRCAMEN_Pos (19U)
16401#define RCC_D3AMR_CRCAMEN_Msk (0x1UL << RCC_D3AMR_CRCAMEN_Pos)
16402#define RCC_D3AMR_CRCAMEN RCC_D3AMR_CRCAMEN_Msk
16403#define RCC_D3AMR_SAI4AMEN_Pos (21U)
16404#define RCC_D3AMR_SAI4AMEN_Msk (0x1UL << RCC_D3AMR_SAI4AMEN_Pos)
16405#define RCC_D3AMR_SAI4AMEN RCC_D3AMR_SAI4AMEN_Msk
16406#define RCC_D3AMR_ADC3AMEN_Pos (24U)
16407#define RCC_D3AMR_ADC3AMEN_Msk (0x1UL << RCC_D3AMR_ADC3AMEN_Pos)
16408#define RCC_D3AMR_ADC3AMEN RCC_D3AMR_ADC3AMEN_Msk
16409
16410#define RCC_D3AMR_DTSAMEN_Pos (26U)
16411#define RCC_D3AMR_DTSAMEN_Msk (0x1UL << RCC_D3AMR_DTSAMEN_Pos)
16412#define RCC_D3AMR_DTSAMEN RCC_D3AMR_DTSAMEN_Msk
16413
16414#define RCC_D3AMR_BKPRAMAMEN_Pos (28U)
16415#define RCC_D3AMR_BKPRAMAMEN_Msk (0x1UL << RCC_D3AMR_BKPRAMAMEN_Pos)
16416#define RCC_D3AMR_BKPRAMAMEN RCC_D3AMR_BKPRAMAMEN_Msk
16417#define RCC_D3AMR_SRAM4AMEN_Pos (29U)
16418#define RCC_D3AMR_SRAM4AMEN_Msk (0x1UL << RCC_D3AMR_SRAM4AMEN_Pos)
16419#define RCC_D3AMR_SRAM4AMEN RCC_D3AMR_SRAM4AMEN_Msk
16420/******************** Bit definition for RCC_AHB3LPENR register **************/
16421#define RCC_AHB3LPENR_MDMALPEN_Pos (0U)
16422#define RCC_AHB3LPENR_MDMALPEN_Msk (0x1UL << RCC_AHB3LPENR_MDMALPEN_Pos)
16423#define RCC_AHB3LPENR_MDMALPEN RCC_AHB3LPENR_MDMALPEN_Msk
16424#define RCC_AHB3LPENR_DMA2DLPEN_Pos (4U)
16425#define RCC_AHB3LPENR_DMA2DLPEN_Msk (0x1UL << RCC_AHB3LPENR_DMA2DLPEN_Pos)
16426#define RCC_AHB3LPENR_DMA2DLPEN RCC_AHB3LPENR_DMA2DLPEN_Msk
16427#define RCC_AHB3LPENR_FLASHLPEN_Pos (8U)
16428#define RCC_AHB3LPENR_FLASHLPEN_Msk (0x1UL << RCC_AHB3LPENR_FLASHLPEN_Pos)
16429#define RCC_AHB3LPENR_FLASHLPEN RCC_AHB3LPENR_FLASHLPEN_Msk
16430#define RCC_AHB3LPENR_FMCLPEN_Pos (12U)
16431#define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos)
16432#define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk
16433#define RCC_AHB3LPENR_OSPI1LPEN_Pos (14U)
16434#define RCC_AHB3LPENR_OSPI1LPEN_Msk (0x1UL << RCC_AHB3LPENR_OSPI1LPEN_Pos)
16435#define RCC_AHB3LPENR_OSPI1LPEN RCC_AHB3LPENR_OSPI1LPEN_Msk
16436#define RCC_AHB3LPENR_SDMMC1LPEN_Pos (16U)
16437#define RCC_AHB3LPENR_SDMMC1LPEN_Msk (0x1UL << RCC_AHB3LPENR_SDMMC1LPEN_Pos)
16438#define RCC_AHB3LPENR_SDMMC1LPEN RCC_AHB3LPENR_SDMMC1LPEN_Msk
16439#define RCC_AHB3LPENR_OSPI2LPEN_Pos (19U)
16440#define RCC_AHB3LPENR_OSPI2LPEN_Msk (0x1UL << RCC_AHB3LPENR_OSPI2LPEN_Pos)
16441#define RCC_AHB3LPENR_OSPI2LPEN RCC_AHB3LPENR_OSPI2LPEN_Msk
16442#define RCC_AHB3LPENR_IOMNGRLPEN_Pos (21U)
16443#define RCC_AHB3LPENR_IOMNGRLPEN_Msk (0x1UL << RCC_AHB3LPENR_IOMNGRLPEN_Pos)
16444#define RCC_AHB3LPENR_IOMNGRLPEN RCC_AHB3LPENR_IOMNGRLPEN_Msk
16445#define RCC_AHB3LPENR_OTFDEC1LPEN_Pos (22U)
16446#define RCC_AHB3LPENR_OTFDEC1LPEN_Msk (0x1UL << RCC_AHB3LPENR_OTFDEC1LPEN_Pos)
16447#define RCC_AHB3LPENR_OTFDEC1LPEN RCC_AHB3LPENR_OTFDEC1LPEN_Msk
16448#define RCC_AHB3LPENR_OTFDEC2LPEN_Pos (23U)
16449#define RCC_AHB3LPENR_OTFDEC2LPEN_Msk (0x1UL << RCC_AHB3LPENR_OTFDEC2LPEN_Pos)
16450#define RCC_AHB3LPENR_OTFDEC2LPEN RCC_AHB3LPENR_OTFDEC2LPEN_Msk
16451#define RCC_AHB3LPENR_DTCM1LPEN_Pos (28U)
16452#define RCC_AHB3LPENR_DTCM1LPEN_Msk (0x1UL << RCC_AHB3LPENR_DTCM1LPEN_Pos)
16453#define RCC_AHB3LPENR_DTCM1LPEN RCC_AHB3LPENR_DTCM1LPEN_Msk
16454#define RCC_AHB3LPENR_DTCM2LPEN_Pos (29U)
16455#define RCC_AHB3LPENR_DTCM2LPEN_Msk (0x1UL << RCC_AHB3LPENR_DTCM2LPEN_Pos)
16456#define RCC_AHB3LPENR_DTCM2LPEN RCC_AHB3LPENR_DTCM2LPEN_Msk
16457#define RCC_AHB3LPENR_ITCMLPEN_Pos (30U)
16458#define RCC_AHB3LPENR_ITCMLPEN_Msk (0x1UL << RCC_AHB3LPENR_ITCMLPEN_Pos)
16459#define RCC_AHB3LPENR_ITCMLPEN RCC_AHB3LPENR_ITCMLPEN_Msk
16460#define RCC_AHB3LPENR_AXISRAMLPEN_Pos (31U)
16461#define RCC_AHB3LPENR_AXISRAMLPEN_Msk (0x1UL << RCC_AHB3LPENR_AXISRAMLPEN_Pos)
16462#define RCC_AHB3LPENR_AXISRAMLPEN RCC_AHB3LPENR_AXISRAMLPEN_Msk
16463
16464
16465/******************** Bit definition for RCC_AHB1LPENR register ***************/
16466#define RCC_AHB1LPENR_DMA1LPEN_Pos (0U)
16467#define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)
16468#define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk
16469#define RCC_AHB1LPENR_DMA2LPEN_Pos (1U)
16470#define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)
16471#define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk
16472#define RCC_AHB1LPENR_ADC12LPEN_Pos (5U)
16473#define RCC_AHB1LPENR_ADC12LPEN_Msk (0x1UL << RCC_AHB1LPENR_ADC12LPEN_Pos)
16474#define RCC_AHB1LPENR_ADC12LPEN RCC_AHB1LPENR_ADC12LPEN_Msk
16475#define RCC_AHB1LPENR_ETH1MACLPEN_Pos (15U)
16476#define RCC_AHB1LPENR_ETH1MACLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1MACLPEN_Pos)
16477#define RCC_AHB1LPENR_ETH1MACLPEN RCC_AHB1LPENR_ETH1MACLPEN_Msk
16478#define RCC_AHB1LPENR_ETH1TXLPEN_Pos (16U)
16479#define RCC_AHB1LPENR_ETH1TXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1TXLPEN_Pos)
16480#define RCC_AHB1LPENR_ETH1TXLPEN RCC_AHB1LPENR_ETH1TXLPEN_Msk
16481#define RCC_AHB1LPENR_ETH1RXLPEN_Pos (17U)
16482#define RCC_AHB1LPENR_ETH1RXLPEN_Msk (0x1UL << RCC_AHB1LPENR_ETH1RXLPEN_Pos)
16483#define RCC_AHB1LPENR_ETH1RXLPEN RCC_AHB1LPENR_ETH1RXLPEN_Msk
16484#define RCC_AHB1LPENR_USB1OTGHSLPEN_Pos (25U)
16485#define RCC_AHB1LPENR_USB1OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_USB1OTGHSLPEN_Pos)
16486#define RCC_AHB1LPENR_USB1OTGHSLPEN RCC_AHB1LPENR_USB1OTGHSLPEN_Msk
16487#define RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos (26U)
16488#define RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos)
16489#define RCC_AHB1LPENR_USB1OTGHSULPILPEN RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk
16490
16491/******************** Bit definition for RCC_AHB2LPENR register ***************/
16492#define RCC_AHB2LPENR_DCMI_PSSILPEN_Pos (0U)
16493#define RCC_AHB2LPENR_DCMI_PSSILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMI_PSSILPEN_Pos)
16494#define RCC_AHB2LPENR_DCMI_PSSILPEN RCC_AHB2LPENR_DCMI_PSSILPEN_Msk
16495#define RCC_AHB2LPENR_CRYPLPEN_Pos (4U)
16496#define RCC_AHB2LPENR_CRYPLPEN_Msk (0x1UL << RCC_AHB2LPENR_CRYPLPEN_Pos)
16497#define RCC_AHB2LPENR_CRYPLPEN RCC_AHB2LPENR_CRYPLPEN_Msk
16498#define RCC_AHB2LPENR_HASHLPEN_Pos (5U)
16499#define RCC_AHB2LPENR_HASHLPEN_Msk (0x1UL << RCC_AHB2LPENR_HASHLPEN_Pos)
16500#define RCC_AHB2LPENR_HASHLPEN RCC_AHB2LPENR_HASHLPEN_Msk
16501#define RCC_AHB2LPENR_RNGLPEN_Pos (6U)
16502#define RCC_AHB2LPENR_RNGLPEN_Msk (0x1UL << RCC_AHB2LPENR_RNGLPEN_Pos)
16503#define RCC_AHB2LPENR_RNGLPEN RCC_AHB2LPENR_RNGLPEN_Msk
16504#define RCC_AHB2LPENR_SDMMC2LPEN_Pos (9U)
16505#define RCC_AHB2LPENR_SDMMC2LPEN_Msk (0x1UL << RCC_AHB2LPENR_SDMMC2LPEN_Pos)
16506#define RCC_AHB2LPENR_SDMMC2LPEN RCC_AHB2LPENR_SDMMC2LPEN_Msk
16507#define RCC_AHB2LPENR_FMACLPEN_Pos (16U)
16508#define RCC_AHB2LPENR_FMACLPEN_Msk (0x1UL << RCC_AHB2LPENR_FMACLPEN_Pos)
16509#define RCC_AHB2LPENR_FMACLPEN RCC_AHB2LPENR_FMACLPEN_Msk
16510#define RCC_AHB2LPENR_CORDICLPEN_Pos (17U)
16511#define RCC_AHB2LPENR_CORDICLPEN_Msk (0x1UL << RCC_AHB2LPENR_CORDICLPEN_Pos)
16512#define RCC_AHB2LPENR_CORDICLPEN RCC_AHB2LPENR_CORDICLPEN_Msk
16513#define RCC_AHB2LPENR_SRAM1LPEN_Pos (29U)
16514#define RCC_AHB2LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM1LPEN_Pos)
16515#define RCC_AHB2LPENR_SRAM1LPEN RCC_AHB2LPENR_SRAM1LPEN_Msk
16516#define RCC_AHB2LPENR_SRAM2LPEN_Pos (30U)
16517#define RCC_AHB2LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB2LPENR_SRAM2LPEN_Pos)
16518#define RCC_AHB2LPENR_SRAM2LPEN RCC_AHB2LPENR_SRAM2LPEN_Msk
16519
16520/* Legacy define */
16521#define RCC_AHB2LPENR_DCMILPEN_Pos RCC_AHB2LPENR_DCMI_PSSILPEN_Pos
16522#define RCC_AHB2LPENR_DCMILPEN_Msk RCC_AHB2LPENR_DCMI_PSSILPEN_Msk
16523#define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMI_PSSILPEN
16524#define RCC_AHB2LPENR_D2SRAM1LPEN_Pos RCC_AHB2LPENR_SRAM1LPEN_Pos
16525#define RCC_AHB2LPENR_D2SRAM1LPEN_Msk RCC_AHB2LPENR_SRAM1LPEN_Msk
16526#define RCC_AHB2LPENR_D2SRAM1LPEN RCC_AHB2LPENR_SRAM1LPEN
16527#define RCC_AHB2LPENR_D2SRAM2LPEN_Pos RCC_AHB2LPENR_SRAM2LPEN_Pos
16528#define RCC_AHB2LPENR_D2SRAM2LPEN_Msk RCC_AHB2LPENR_SRAM2LPEN_Msk
16529#define RCC_AHB2LPENR_D2SRAM2LPEN RCC_AHB2LPENR_SRAM2LPEN
16530
16531/******************** Bit definition for RCC_AHB4LPENR register ******************/
16532#define RCC_AHB4LPENR_GPIOALPEN_Pos (0U)
16533#define RCC_AHB4LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOALPEN_Pos)
16534#define RCC_AHB4LPENR_GPIOALPEN RCC_AHB4LPENR_GPIOALPEN_Msk
16535#define RCC_AHB4LPENR_GPIOBLPEN_Pos (1U)
16536#define RCC_AHB4LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOBLPEN_Pos)
16537#define RCC_AHB4LPENR_GPIOBLPEN RCC_AHB4LPENR_GPIOBLPEN_Msk
16538#define RCC_AHB4LPENR_GPIOCLPEN_Pos (2U)
16539#define RCC_AHB4LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOCLPEN_Pos)
16540#define RCC_AHB4LPENR_GPIOCLPEN RCC_AHB4LPENR_GPIOCLPEN_Msk
16541#define RCC_AHB4LPENR_GPIODLPEN_Pos (3U)
16542#define RCC_AHB4LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIODLPEN_Pos)
16543#define RCC_AHB4LPENR_GPIODLPEN RCC_AHB4LPENR_GPIODLPEN_Msk
16544#define RCC_AHB4LPENR_GPIOELPEN_Pos (4U)
16545#define RCC_AHB4LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOELPEN_Pos)
16546#define RCC_AHB4LPENR_GPIOELPEN RCC_AHB4LPENR_GPIOELPEN_Msk
16547#define RCC_AHB4LPENR_GPIOFLPEN_Pos (5U)
16548#define RCC_AHB4LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOFLPEN_Pos)
16549#define RCC_AHB4LPENR_GPIOFLPEN RCC_AHB4LPENR_GPIOFLPEN_Msk
16550#define RCC_AHB4LPENR_GPIOGLPEN_Pos (6U)
16551#define RCC_AHB4LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOGLPEN_Pos)
16552#define RCC_AHB4LPENR_GPIOGLPEN RCC_AHB4LPENR_GPIOGLPEN_Msk
16553#define RCC_AHB4LPENR_GPIOHLPEN_Pos (7U)
16554#define RCC_AHB4LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOHLPEN_Pos)
16555#define RCC_AHB4LPENR_GPIOHLPEN RCC_AHB4LPENR_GPIOHLPEN_Msk
16556#define RCC_AHB4LPENR_GPIOJLPEN_Pos (9U)
16557#define RCC_AHB4LPENR_GPIOJLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOJLPEN_Pos)
16558#define RCC_AHB4LPENR_GPIOJLPEN RCC_AHB4LPENR_GPIOJLPEN_Msk
16559#define RCC_AHB4LPENR_GPIOKLPEN_Pos (10U)
16560#define RCC_AHB4LPENR_GPIOKLPEN_Msk (0x1UL << RCC_AHB4LPENR_GPIOKLPEN_Pos)
16561#define RCC_AHB4LPENR_GPIOKLPEN RCC_AHB4LPENR_GPIOKLPEN_Msk
16562#define RCC_AHB4LPENR_CRCLPEN_Pos (19U)
16563#define RCC_AHB4LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB4LPENR_CRCLPEN_Pos)
16564#define RCC_AHB4LPENR_CRCLPEN RCC_AHB4LPENR_CRCLPEN_Msk
16565#define RCC_AHB4LPENR_BDMALPEN_Pos (21U)
16566#define RCC_AHB4LPENR_BDMALPEN_Msk (0x1UL << RCC_AHB4LPENR_BDMALPEN_Pos)
16567#define RCC_AHB4LPENR_BDMALPEN RCC_AHB4LPENR_BDMALPEN_Msk
16568#define RCC_AHB4LPENR_ADC3LPEN_Pos (24U)
16569#define RCC_AHB4LPENR_ADC3LPEN_Msk (0x1UL << RCC_AHB4LPENR_ADC3LPEN_Pos)
16570#define RCC_AHB4LPENR_ADC3LPEN RCC_AHB4LPENR_ADC3LPEN_Msk
16571#define RCC_AHB4LPENR_BKPRAMLPEN_Pos (28U)
16572#define RCC_AHB4LPENR_BKPRAMLPEN_Msk (0x1UL << RCC_AHB4LPENR_BKPRAMLPEN_Pos)
16573#define RCC_AHB4LPENR_BKPRAMLPEN RCC_AHB4LPENR_BKPRAMLPEN_Msk
16574#define RCC_AHB4LPENR_SRAM4LPEN_Pos (29U)
16575#define RCC_AHB4LPENR_SRAM4LPEN_Msk (0x1UL << RCC_AHB4LPENR_SRAM4LPEN_Pos)
16576#define RCC_AHB4LPENR_SRAM4LPEN RCC_AHB4LPENR_SRAM4LPEN_Msk
16577
16578/* Legacy define */
16579#define RCC_AHB4LPENR_D3SRAM1LPEN_Pos RCC_AHB4LPENR_SRAM4LPEN_Pos
16580#define RCC_AHB4LPENR_D3SRAM1LPEN_Msk RCC_AHB4LPENR_SRAM4LPEN_Msk
16581#define RCC_AHB4LPENR_D3SRAM1LPEN RCC_AHB4LPENR_SRAM4LPEN
16582/******************** Bit definition for RCC_APB3LPENR register ******************/
16583#define RCC_APB3LPENR_LTDCLPEN_Pos (3U)
16584#define RCC_APB3LPENR_LTDCLPEN_Msk (0x1UL << RCC_APB3LPENR_LTDCLPEN_Pos)
16585#define RCC_APB3LPENR_LTDCLPEN RCC_APB3LPENR_LTDCLPEN_Msk
16586#define RCC_APB3LPENR_WWDG1LPEN_Pos (6U)
16587#define RCC_APB3LPENR_WWDG1LPEN_Msk (0x1UL << RCC_APB3LPENR_WWDG1LPEN_Pos)
16588#define RCC_APB3LPENR_WWDG1LPEN RCC_APB3LPENR_WWDG1LPEN_Msk
16589
16590/******************** Bit definition for RCC_APB1LLPENR register ******************/
16591
16592#define RCC_APB1LLPENR_TIM2LPEN_Pos (0U)
16593#define RCC_APB1LLPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM2LPEN_Pos)
16594#define RCC_APB1LLPENR_TIM2LPEN RCC_APB1LLPENR_TIM2LPEN_Msk
16595#define RCC_APB1LLPENR_TIM3LPEN_Pos (1U)
16596#define RCC_APB1LLPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM3LPEN_Pos)
16597#define RCC_APB1LLPENR_TIM3LPEN RCC_APB1LLPENR_TIM3LPEN_Msk
16598#define RCC_APB1LLPENR_TIM4LPEN_Pos (2U)
16599#define RCC_APB1LLPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM4LPEN_Pos)
16600#define RCC_APB1LLPENR_TIM4LPEN RCC_APB1LLPENR_TIM4LPEN_Msk
16601#define RCC_APB1LLPENR_TIM5LPEN_Pos (3U)
16602#define RCC_APB1LLPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM5LPEN_Pos)
16603#define RCC_APB1LLPENR_TIM5LPEN RCC_APB1LLPENR_TIM5LPEN_Msk
16604#define RCC_APB1LLPENR_TIM6LPEN_Pos (4U)
16605#define RCC_APB1LLPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM6LPEN_Pos)
16606#define RCC_APB1LLPENR_TIM6LPEN RCC_APB1LLPENR_TIM6LPEN_Msk
16607#define RCC_APB1LLPENR_TIM7LPEN_Pos (5U)
16608#define RCC_APB1LLPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM7LPEN_Pos)
16609#define RCC_APB1LLPENR_TIM7LPEN RCC_APB1LLPENR_TIM7LPEN_Msk
16610#define RCC_APB1LLPENR_TIM12LPEN_Pos (6U)
16611#define RCC_APB1LLPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM12LPEN_Pos)
16612#define RCC_APB1LLPENR_TIM12LPEN RCC_APB1LLPENR_TIM12LPEN_Msk
16613#define RCC_APB1LLPENR_TIM13LPEN_Pos (7U)
16614#define RCC_APB1LLPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM13LPEN_Pos)
16615#define RCC_APB1LLPENR_TIM13LPEN RCC_APB1LLPENR_TIM13LPEN_Msk
16616#define RCC_APB1LLPENR_TIM14LPEN_Pos (8U)
16617#define RCC_APB1LLPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LLPENR_TIM14LPEN_Pos)
16618#define RCC_APB1LLPENR_TIM14LPEN RCC_APB1LLPENR_TIM14LPEN_Msk
16619#define RCC_APB1LLPENR_LPTIM1LPEN_Pos (9U)
16620#define RCC_APB1LLPENR_LPTIM1LPEN_Msk (0x1UL << RCC_APB1LLPENR_LPTIM1LPEN_Pos)
16621#define RCC_APB1LLPENR_LPTIM1LPEN RCC_APB1LLPENR_LPTIM1LPEN_Msk
16622
16623
16624#define RCC_APB1LLPENR_SPI2LPEN_Pos (14U)
16625#define RCC_APB1LLPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LLPENR_SPI2LPEN_Pos)
16626#define RCC_APB1LLPENR_SPI2LPEN RCC_APB1LLPENR_SPI2LPEN_Msk
16627#define RCC_APB1LLPENR_SPI3LPEN_Pos (15U)
16628#define RCC_APB1LLPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LLPENR_SPI3LPEN_Pos)
16629#define RCC_APB1LLPENR_SPI3LPEN RCC_APB1LLPENR_SPI3LPEN_Msk
16630#define RCC_APB1LLPENR_SPDIFRXLPEN_Pos (16U)
16631#define RCC_APB1LLPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LLPENR_SPDIFRXLPEN_Pos)
16632#define RCC_APB1LLPENR_SPDIFRXLPEN RCC_APB1LLPENR_SPDIFRXLPEN_Msk
16633#define RCC_APB1LLPENR_USART2LPEN_Pos (17U)
16634#define RCC_APB1LLPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LLPENR_USART2LPEN_Pos)
16635#define RCC_APB1LLPENR_USART2LPEN RCC_APB1LLPENR_USART2LPEN_Msk
16636#define RCC_APB1LLPENR_USART3LPEN_Pos (18U)
16637#define RCC_APB1LLPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LLPENR_USART3LPEN_Pos)
16638#define RCC_APB1LLPENR_USART3LPEN RCC_APB1LLPENR_USART3LPEN_Msk
16639#define RCC_APB1LLPENR_UART4LPEN_Pos (19U)
16640#define RCC_APB1LLPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART4LPEN_Pos)
16641#define RCC_APB1LLPENR_UART4LPEN RCC_APB1LLPENR_UART4LPEN_Msk
16642#define RCC_APB1LLPENR_UART5LPEN_Pos (20U)
16643#define RCC_APB1LLPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART5LPEN_Pos)
16644#define RCC_APB1LLPENR_UART5LPEN RCC_APB1LLPENR_UART5LPEN_Msk
16645#define RCC_APB1LLPENR_I2C1LPEN_Pos (21U)
16646#define RCC_APB1LLPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C1LPEN_Pos)
16647#define RCC_APB1LLPENR_I2C1LPEN RCC_APB1LLPENR_I2C1LPEN_Msk
16648#define RCC_APB1LLPENR_I2C2LPEN_Pos (22U)
16649#define RCC_APB1LLPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C2LPEN_Pos)
16650#define RCC_APB1LLPENR_I2C2LPEN RCC_APB1LLPENR_I2C2LPEN_Msk
16651#define RCC_APB1LLPENR_I2C3LPEN_Pos (23U)
16652#define RCC_APB1LLPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C3LPEN_Pos)
16653#define RCC_APB1LLPENR_I2C3LPEN RCC_APB1LLPENR_I2C3LPEN_Msk
16654#define RCC_APB1LLPENR_I2C5LPEN_Pos (25U)
16655#define RCC_APB1LLPENR_I2C5LPEN_Msk (0x1UL << RCC_APB1LLPENR_I2C5LPEN_Pos)
16656#define RCC_APB1LLPENR_I2C5LPEN RCC_APB1LLPENR_I2C5LPEN_Msk
16657#define RCC_APB1LLPENR_CECLPEN_Pos (27U)
16658#define RCC_APB1LLPENR_CECLPEN_Msk (0x1UL << RCC_APB1LLPENR_CECLPEN_Pos)
16659#define RCC_APB1LLPENR_CECLPEN RCC_APB1LLPENR_CECLPEN_Msk
16660#define RCC_APB1LLPENR_DAC12LPEN_Pos (29U)
16661#define RCC_APB1LLPENR_DAC12LPEN_Msk (0x1UL << RCC_APB1LLPENR_DAC12LPEN_Pos)
16662#define RCC_APB1LLPENR_DAC12LPEN RCC_APB1LLPENR_DAC12LPEN_Msk
16663#define RCC_APB1LLPENR_UART7LPEN_Pos (30U)
16664#define RCC_APB1LLPENR_UART7LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART7LPEN_Pos)
16665#define RCC_APB1LLPENR_UART7LPEN RCC_APB1LLPENR_UART7LPEN_Msk
16666#define RCC_APB1LLPENR_UART8LPEN_Pos (31U)
16667#define RCC_APB1LLPENR_UART8LPEN_Msk (0x1UL << RCC_APB1LLPENR_UART8LPEN_Pos)
16668#define RCC_APB1LLPENR_UART8LPEN RCC_APB1LLPENR_UART8LPEN_Msk
16669
16670/* Legacy define */
16671#define RCC_APB1LLPENR_HDMICECEN_Pos RCC_APB1LLPENR_CECLPEN_Pos
16672#define RCC_APB1LLPENR_HDMICECEN_Msk RCC_APB1LLPENR_CECLPEN_Msk
16673#define RCC_APB1LLPENR_HDMICECEN RCC_APB1LLPENR_CECLPEN
16674/******************** Bit definition for RCC_APB1HLPENR register ******************/
16675#define RCC_APB1HLPENR_CRSLPEN_Pos (1U)
16676#define RCC_APB1HLPENR_CRSLPEN_Msk (0x1UL << RCC_APB1HLPENR_CRSLPEN_Pos)
16677#define RCC_APB1HLPENR_CRSLPEN RCC_APB1HLPENR_CRSLPEN_Msk
16678#define RCC_APB1HLPENR_SWPMILPEN_Pos (2U)
16679#define RCC_APB1HLPENR_SWPMILPEN_Msk (0x1UL << RCC_APB1HLPENR_SWPMILPEN_Pos)
16680#define RCC_APB1HLPENR_SWPMILPEN RCC_APB1HLPENR_SWPMILPEN_Msk
16681#define RCC_APB1HLPENR_OPAMPLPEN_Pos (4U)
16682#define RCC_APB1HLPENR_OPAMPLPEN_Msk (0x1UL << RCC_APB1HLPENR_OPAMPLPEN_Pos)
16683#define RCC_APB1HLPENR_OPAMPLPEN RCC_APB1HLPENR_OPAMPLPEN_Msk
16684#define RCC_APB1HLPENR_MDIOSLPEN_Pos (5U)
16685#define RCC_APB1HLPENR_MDIOSLPEN_Msk (0x1UL << RCC_APB1HLPENR_MDIOSLPEN_Pos)
16686#define RCC_APB1HLPENR_MDIOSLPEN RCC_APB1HLPENR_MDIOSLPEN_Msk
16687#define RCC_APB1HLPENR_FDCANLPEN_Pos (8U)
16688#define RCC_APB1HLPENR_FDCANLPEN_Msk (0x1UL << RCC_APB1HLPENR_FDCANLPEN_Pos)
16689#define RCC_APB1HLPENR_FDCANLPEN RCC_APB1HLPENR_FDCANLPEN_Msk
16690#define RCC_APB1HLPENR_TIM23LPEN_Pos (24U)
16691#define RCC_APB1HLPENR_TIM23LPEN_Msk (0x1UL << RCC_APB1HLPENR_TIM23LPEN_Pos)
16692#define RCC_APB1HLPENR_TIM23LPEN RCC_APB1HLPENR_TIM23LPEN_Msk
16693#define RCC_APB1HLPENR_TIM24LPEN_Pos (25U)
16694#define RCC_APB1HLPENR_TIM24LPEN_Msk (0x1UL << RCC_APB1HLPENR_TIM24LPEN_Pos)
16695#define RCC_APB1HLPENR_TIM24LPEN RCC_APB1HLPENR_TIM24LPEN_Msk
16696
16697/******************** Bit definition for RCC_APB2LPENR register ******************/
16698#define RCC_APB2LPENR_TIM1LPEN_Pos (0U)
16699#define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos)
16700#define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk
16701#define RCC_APB2LPENR_TIM8LPEN_Pos (1U)
16702#define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos)
16703#define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk
16704#define RCC_APB2LPENR_USART1LPEN_Pos (4U)
16705#define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos)
16706#define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk
16707#define RCC_APB2LPENR_USART6LPEN_Pos (5U)
16708#define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos)
16709#define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk
16710#define RCC_APB2LPENR_UART9LPEN_Pos (6U)
16711#define RCC_APB2LPENR_UART9LPEN_Msk (0x1UL << RCC_APB2LPENR_UART9LPEN_Pos)
16712#define RCC_APB2LPENR_UART9LPEN RCC_APB2LPENR_UART9LPEN_Msk
16713#define RCC_APB2LPENR_USART10LPEN_Pos (7U)
16714#define RCC_APB2LPENR_USART10LPEN_Msk (0x1UL << RCC_APB2LPENR_USART10LPEN_Pos)
16715#define RCC_APB2LPENR_USART10LPEN RCC_APB2LPENR_USART10LPEN_Msk
16716#define RCC_APB2LPENR_SPI1LPEN_Pos (12U)
16717#define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos)
16718#define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk
16719#define RCC_APB2LPENR_SPI4LPEN_Pos (13U)
16720#define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos)
16721#define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk
16722#define RCC_APB2LPENR_TIM15LPEN_Pos (16U)
16723#define RCC_APB2LPENR_TIM15LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM15LPEN_Pos)
16724#define RCC_APB2LPENR_TIM15LPEN RCC_APB2LPENR_TIM15LPEN_Msk
16725#define RCC_APB2LPENR_TIM16LPEN_Pos (17U)
16726#define RCC_APB2LPENR_TIM16LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM16LPEN_Pos)
16727#define RCC_APB2LPENR_TIM16LPEN RCC_APB2LPENR_TIM16LPEN_Msk
16728#define RCC_APB2LPENR_TIM17LPEN_Pos (18U)
16729#define RCC_APB2LPENR_TIM17LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM17LPEN_Pos)
16730#define RCC_APB2LPENR_TIM17LPEN RCC_APB2LPENR_TIM17LPEN_Msk
16731#define RCC_APB2LPENR_SPI5LPEN_Pos (20U)
16732#define RCC_APB2LPENR_SPI5LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos)
16733#define RCC_APB2LPENR_SPI5LPEN RCC_APB2LPENR_SPI5LPEN_Msk
16734#define RCC_APB2LPENR_SAI1LPEN_Pos (22U)
16735#define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos)
16736#define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk
16737#define RCC_APB2LPENR_DFSDM1LPEN_Pos (30U)
16738#define RCC_APB2LPENR_DFSDM1LPEN_Msk (0x1UL << RCC_APB2LPENR_DFSDM1LPEN_Pos)
16739#define RCC_APB2LPENR_DFSDM1LPEN RCC_APB2LPENR_DFSDM1LPEN_Msk
16740
16741/******************** Bit definition for RCC_APB4LPENR register ******************/
16742#define RCC_APB4LPENR_SYSCFGLPEN_Pos (1U)
16743#define RCC_APB4LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB4LPENR_SYSCFGLPEN_Pos)
16744#define RCC_APB4LPENR_SYSCFGLPEN RCC_APB4LPENR_SYSCFGLPEN_Msk
16745#define RCC_APB4LPENR_LPUART1LPEN_Pos (3U)
16746#define RCC_APB4LPENR_LPUART1LPEN_Msk (0x1UL << RCC_APB4LPENR_LPUART1LPEN_Pos)
16747#define RCC_APB4LPENR_LPUART1LPEN RCC_APB4LPENR_LPUART1LPEN_Msk
16748#define RCC_APB4LPENR_SPI6LPEN_Pos (5U)
16749#define RCC_APB4LPENR_SPI6LPEN_Msk (0x1UL << RCC_APB4LPENR_SPI6LPEN_Pos)
16750#define RCC_APB4LPENR_SPI6LPEN RCC_APB4LPENR_SPI6LPEN_Msk
16751#define RCC_APB4LPENR_I2C4LPEN_Pos (7U)
16752#define RCC_APB4LPENR_I2C4LPEN_Msk (0x1UL << RCC_APB4LPENR_I2C4LPEN_Pos)
16753#define RCC_APB4LPENR_I2C4LPEN RCC_APB4LPENR_I2C4LPEN_Msk
16754#define RCC_APB4LPENR_LPTIM2LPEN_Pos (9U)
16755#define RCC_APB4LPENR_LPTIM2LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM2LPEN_Pos)
16756#define RCC_APB4LPENR_LPTIM2LPEN RCC_APB4LPENR_LPTIM2LPEN_Msk
16757#define RCC_APB4LPENR_LPTIM3LPEN_Pos (10U)
16758#define RCC_APB4LPENR_LPTIM3LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM3LPEN_Pos)
16759#define RCC_APB4LPENR_LPTIM3LPEN RCC_APB4LPENR_LPTIM3LPEN_Msk
16760#define RCC_APB4LPENR_LPTIM4LPEN_Pos (11U)
16761#define RCC_APB4LPENR_LPTIM4LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM4LPEN_Pos)
16762#define RCC_APB4LPENR_LPTIM4LPEN RCC_APB4LPENR_LPTIM4LPEN_Msk
16763#define RCC_APB4LPENR_LPTIM5LPEN_Pos (12U)
16764#define RCC_APB4LPENR_LPTIM5LPEN_Msk (0x1UL << RCC_APB4LPENR_LPTIM5LPEN_Pos)
16765#define RCC_APB4LPENR_LPTIM5LPEN RCC_APB4LPENR_LPTIM5LPEN_Msk
16766#define RCC_APB4LPENR_COMP12LPEN_Pos (14U)
16767#define RCC_APB4LPENR_COMP12LPEN_Msk (0x1UL << RCC_APB4LPENR_COMP12LPEN_Pos)
16768#define RCC_APB4LPENR_COMP12LPEN RCC_APB4LPENR_COMP12LPEN_Msk
16769#define RCC_APB4LPENR_VREFLPEN_Pos (15U)
16770#define RCC_APB4LPENR_VREFLPEN_Msk (0x1UL << RCC_APB4LPENR_VREFLPEN_Pos)
16771#define RCC_APB4LPENR_VREFLPEN RCC_APB4LPENR_VREFLPEN_Msk
16772#define RCC_APB4LPENR_RTCAPBLPEN_Pos (16U)
16773#define RCC_APB4LPENR_RTCAPBLPEN_Msk (0x1UL << RCC_APB4LPENR_RTCAPBLPEN_Pos)
16774#define RCC_APB4LPENR_RTCAPBLPEN RCC_APB4LPENR_RTCAPBLPEN_Msk
16775#define RCC_APB4LPENR_SAI4LPEN_Pos (21U)
16776#define RCC_APB4LPENR_SAI4LPEN_Msk (0x1UL << RCC_APB4LPENR_SAI4LPEN_Pos)
16777#define RCC_APB4LPENR_SAI4LPEN RCC_APB4LPENR_SAI4LPEN_Msk
16778
16779#define RCC_APB4LPENR_DTSLPEN_Pos (26U)
16780#define RCC_APB4LPENR_DTSLPEN_Msk (0x1UL << RCC_APB4LPENR_DTSLPEN_Pos)
16781#define RCC_APB4LPENR_DTSLPEN RCC_APB4LPENR_DTSLPEN_Msk
16782
16783/******************** Bit definition for RCC_RSR register *******************/
16784#define RCC_RSR_RMVF_Pos (16U)
16785#define RCC_RSR_RMVF_Msk (0x1UL << RCC_RSR_RMVF_Pos)
16786#define RCC_RSR_RMVF RCC_RSR_RMVF_Msk
16787#define RCC_RSR_CPURSTF_Pos (17U)
16788#define RCC_RSR_CPURSTF_Msk (0x1UL << RCC_RSR_CPURSTF_Pos)
16789#define RCC_RSR_CPURSTF RCC_RSR_CPURSTF_Msk
16790#define RCC_RSR_D1RSTF_Pos (19U)
16791#define RCC_RSR_D1RSTF_Msk (0x1UL << RCC_RSR_D1RSTF_Pos)
16792#define RCC_RSR_D1RSTF RCC_RSR_D1RSTF_Msk
16793#define RCC_RSR_D2RSTF_Pos (20U)
16794#define RCC_RSR_D2RSTF_Msk (0x1UL << RCC_RSR_D2RSTF_Pos)
16795#define RCC_RSR_D2RSTF RCC_RSR_D2RSTF_Msk
16796#define RCC_RSR_BORRSTF_Pos (21U)
16797#define RCC_RSR_BORRSTF_Msk (0x1UL << RCC_RSR_BORRSTF_Pos)
16798#define RCC_RSR_BORRSTF RCC_RSR_BORRSTF_Msk
16799#define RCC_RSR_PINRSTF_Pos (22U)
16800#define RCC_RSR_PINRSTF_Msk (0x1UL << RCC_RSR_PINRSTF_Pos)
16801#define RCC_RSR_PINRSTF RCC_RSR_PINRSTF_Msk
16802#define RCC_RSR_PORRSTF_Pos (23U)
16803#define RCC_RSR_PORRSTF_Msk (0x1UL << RCC_RSR_PORRSTF_Pos)
16804#define RCC_RSR_PORRSTF RCC_RSR_PORRSTF_Msk
16805#define RCC_RSR_SFTRSTF_Pos (24U)
16806#define RCC_RSR_SFTRSTF_Msk (0x1UL << RCC_RSR_SFTRSTF_Pos)
16807#define RCC_RSR_SFTRSTF RCC_RSR_SFTRSTF_Msk
16808#define RCC_RSR_IWDG1RSTF_Pos (26U)
16809#define RCC_RSR_IWDG1RSTF_Msk (0x1UL << RCC_RSR_IWDG1RSTF_Pos)
16810#define RCC_RSR_IWDG1RSTF RCC_RSR_IWDG1RSTF_Msk
16811#define RCC_RSR_WWDG1RSTF_Pos (28U)
16812#define RCC_RSR_WWDG1RSTF_Msk (0x1UL << RCC_RSR_WWDG1RSTF_Pos)
16813#define RCC_RSR_WWDG1RSTF RCC_RSR_WWDG1RSTF_Msk
16814
16815#define RCC_RSR_LPWRRSTF_Pos (30U)
16816#define RCC_RSR_LPWRRSTF_Msk (0x1UL << RCC_RSR_LPWRRSTF_Pos)
16817#define RCC_RSR_LPWRRSTF RCC_RSR_LPWRRSTF_Msk
16818
16819
16820/******************************************************************************/
16821/* */
16822/* RNG */
16823/* */
16824/******************************************************************************/
16825/*************************** RNG VER **************************************/
16826#define RNG_VER_3_2
16827/******************** Bits definition for RNG_CR register *******************/
16828#define RNG_CR_RNGEN_Pos (2U)
16829#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)
16830#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk
16831#define RNG_CR_IE_Pos (3U)
16832#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)
16833#define RNG_CR_IE RNG_CR_IE_Msk
16834#define RNG_CR_CED_Pos (5U)
16835#define RNG_CR_CED_Msk (0x1UL << RNG_CR_CED_Pos)
16836#define RNG_CR_CED RNG_CR_CED_Msk
16837#define RNG_CR_RNG_CONFIG3_Pos (8U)
16838#define RNG_CR_RNG_CONFIG3_Msk (0xFUL << RNG_CR_RNG_CONFIG3_Pos)
16839#define RNG_CR_RNG_CONFIG3 RNG_CR_RNG_CONFIG3_Msk
16840#define RNG_CR_NISTC_Pos (12U)
16841#define RNG_CR_NISTC_Msk (0x1UL << RNG_CR_NISTC_Pos)
16842#define RNG_CR_NISTC RNG_CR_NISTC_Msk
16843#define RNG_CR_RNG_CONFIG2_Pos (13U)
16844#define RNG_CR_RNG_CONFIG2_Msk (0x7UL << RNG_CR_RNG_CONFIG2_Pos)
16845#define RNG_CR_RNG_CONFIG2 RNG_CR_RNG_CONFIG2_Msk
16846#define RNG_CR_CLKDIV_Pos (16U)
16847#define RNG_CR_CLKDIV_Msk (0xFUL << RNG_CR_CLKDIV_Pos)
16848#define RNG_CR_CLKDIV RNG_CR_CLKDIV_Msk
16849#define RNG_CR_CLKDIV_0 (0x1U << RNG_CR_CLKDIV_Pos)
16850#define RNG_CR_CLKDIV_1 (0x2U << RNG_CR_CLKDIV_Pos)
16851#define RNG_CR_CLKDIV_2 (0x4U << RNG_CR_CLKDIV_Pos)
16852#define RNG_CR_CLKDIV_3 (0x8U << RNG_CR_CLKDIV_Pos)
16853#define RNG_CR_RNG_CONFIG1_Pos (20U)
16854#define RNG_CR_RNG_CONFIG1_Msk (0x3FUL << RNG_CR_RNG_CONFIG1_Pos)
16855#define RNG_CR_RNG_CONFIG1 RNG_CR_RNG_CONFIG1_Msk
16856#define RNG_CR_CONDRST_Pos (30U)
16857#define RNG_CR_CONDRST_Msk (0x1UL << RNG_CR_CONDRST_Pos)
16858#define RNG_CR_CONDRST RNG_CR_CONDRST_Msk
16859#define RNG_CR_CONFIGLOCK_Pos (31U)
16860#define RNG_CR_CONFIGLOCK_Msk (0x1UL << RNG_CR_CONFIGLOCK_Pos)
16861#define RNG_CR_CONFIGLOCK RNG_CR_CONFIGLOCK_Msk
16862
16863/******************** Bits definition for RNG_SR register *******************/
16864#define RNG_SR_DRDY_Pos (0U)
16865#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)
16866#define RNG_SR_DRDY RNG_SR_DRDY_Msk
16867#define RNG_SR_CECS_Pos (1U)
16868#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)
16869#define RNG_SR_CECS RNG_SR_CECS_Msk
16870#define RNG_SR_SECS_Pos (2U)
16871#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)
16872#define RNG_SR_SECS RNG_SR_SECS_Msk
16873#define RNG_SR_CEIS_Pos (5U)
16874#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)
16875#define RNG_SR_CEIS RNG_SR_CEIS_Msk
16876#define RNG_SR_SEIS_Pos (6U)
16877#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)
16878#define RNG_SR_SEIS RNG_SR_SEIS_Msk
16879
16880/******************************************************************************/
16881/* */
16882/* Real-Time Clock (RTC) */
16883/* */
16884/******************************************************************************/
16885/******************** Bits definition for RTC_TR register *******************/
16886#define RTC_TR_PM_Pos (22U)
16887#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)
16888#define RTC_TR_PM RTC_TR_PM_Msk
16889#define RTC_TR_HT_Pos (20U)
16890#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)
16891#define RTC_TR_HT RTC_TR_HT_Msk
16892#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)
16893#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)
16894#define RTC_TR_HU_Pos (16U)
16895#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)
16896#define RTC_TR_HU RTC_TR_HU_Msk
16897#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)
16898#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)
16899#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)
16900#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)
16901#define RTC_TR_MNT_Pos (12U)
16902#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)
16903#define RTC_TR_MNT RTC_TR_MNT_Msk
16904#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)
16905#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)
16906#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)
16907#define RTC_TR_MNU_Pos (8U)
16908#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)
16909#define RTC_TR_MNU RTC_TR_MNU_Msk
16910#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)
16911#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)
16912#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)
16913#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)
16914#define RTC_TR_ST_Pos (4U)
16915#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)
16916#define RTC_TR_ST RTC_TR_ST_Msk
16917#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)
16918#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)
16919#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)
16920#define RTC_TR_SU_Pos (0U)
16921#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)
16922#define RTC_TR_SU RTC_TR_SU_Msk
16923#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)
16924#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)
16925#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)
16926#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)
16928/******************** Bits definition for RTC_DR register *******************/
16929#define RTC_DR_YT_Pos (20U)
16930#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)
16931#define RTC_DR_YT RTC_DR_YT_Msk
16932#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)
16933#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)
16934#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)
16935#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)
16936#define RTC_DR_YU_Pos (16U)
16937#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)
16938#define RTC_DR_YU RTC_DR_YU_Msk
16939#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)
16940#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)
16941#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)
16942#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)
16943#define RTC_DR_WDU_Pos (13U)
16944#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)
16945#define RTC_DR_WDU RTC_DR_WDU_Msk
16946#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)
16947#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)
16948#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)
16949#define RTC_DR_MT_Pos (12U)
16950#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)
16951#define RTC_DR_MT RTC_DR_MT_Msk
16952#define RTC_DR_MU_Pos (8U)
16953#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)
16954#define RTC_DR_MU RTC_DR_MU_Msk
16955#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)
16956#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)
16957#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)
16958#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)
16959#define RTC_DR_DT_Pos (4U)
16960#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)
16961#define RTC_DR_DT RTC_DR_DT_Msk
16962#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)
16963#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)
16964#define RTC_DR_DU_Pos (0U)
16965#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)
16966#define RTC_DR_DU RTC_DR_DU_Msk
16967#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)
16968#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)
16969#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)
16970#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)
16972/******************** Bits definition for RTC_CR register *******************/
16973#define RTC_CR_ITSE_Pos (24U)
16974#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)
16975#define RTC_CR_ITSE RTC_CR_ITSE_Msk
16976#define RTC_CR_COE_Pos (23U)
16977#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)
16978#define RTC_CR_COE RTC_CR_COE_Msk
16979#define RTC_CR_OSEL_Pos (21U)
16980#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)
16981#define RTC_CR_OSEL RTC_CR_OSEL_Msk
16982#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)
16983#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)
16984#define RTC_CR_POL_Pos (20U)
16985#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)
16986#define RTC_CR_POL RTC_CR_POL_Msk
16987#define RTC_CR_COSEL_Pos (19U)
16988#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)
16989#define RTC_CR_COSEL RTC_CR_COSEL_Msk
16990#define RTC_CR_BKP_Pos (18U)
16991#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)
16992#define RTC_CR_BKP RTC_CR_BKP_Msk
16993#define RTC_CR_SUB1H_Pos (17U)
16994#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)
16995#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk
16996#define RTC_CR_ADD1H_Pos (16U)
16997#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)
16998#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk
16999#define RTC_CR_TSIE_Pos (15U)
17000#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)
17001#define RTC_CR_TSIE RTC_CR_TSIE_Msk
17002#define RTC_CR_WUTIE_Pos (14U)
17003#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)
17004#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk
17005#define RTC_CR_ALRBIE_Pos (13U)
17006#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)
17007#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk
17008#define RTC_CR_ALRAIE_Pos (12U)
17009#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)
17010#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk
17011#define RTC_CR_TSE_Pos (11U)
17012#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)
17013#define RTC_CR_TSE RTC_CR_TSE_Msk
17014#define RTC_CR_WUTE_Pos (10U)
17015#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)
17016#define RTC_CR_WUTE RTC_CR_WUTE_Msk
17017#define RTC_CR_ALRBE_Pos (9U)
17018#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)
17019#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk
17020#define RTC_CR_ALRAE_Pos (8U)
17021#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)
17022#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk
17023#define RTC_CR_FMT_Pos (6U)
17024#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)
17025#define RTC_CR_FMT RTC_CR_FMT_Msk
17026#define RTC_CR_BYPSHAD_Pos (5U)
17027#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)
17028#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk
17029#define RTC_CR_REFCKON_Pos (4U)
17030#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)
17031#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk
17032#define RTC_CR_TSEDGE_Pos (3U)
17033#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)
17034#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk
17035#define RTC_CR_WUCKSEL_Pos (0U)
17036#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)
17037#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk
17038#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)
17039#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)
17040#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)
17042/******************** Bits definition for RTC_ISR register ******************/
17043#define RTC_ISR_ITSF_Pos (17U)
17044#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)
17045#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk
17046#define RTC_ISR_RECALPF_Pos (16U)
17047#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)
17048#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk
17049#define RTC_ISR_TAMP3F_Pos (15U)
17050#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)
17051#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk
17052#define RTC_ISR_TAMP2F_Pos (14U)
17053#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)
17054#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk
17055#define RTC_ISR_TAMP1F_Pos (13U)
17056#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)
17057#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk
17058#define RTC_ISR_TSOVF_Pos (12U)
17059#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)
17060#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk
17061#define RTC_ISR_TSF_Pos (11U)
17062#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)
17063#define RTC_ISR_TSF RTC_ISR_TSF_Msk
17064#define RTC_ISR_WUTF_Pos (10U)
17065#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)
17066#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk
17067#define RTC_ISR_ALRBF_Pos (9U)
17068#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)
17069#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk
17070#define RTC_ISR_ALRAF_Pos (8U)
17071#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)
17072#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk
17073#define RTC_ISR_INIT_Pos (7U)
17074#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)
17075#define RTC_ISR_INIT RTC_ISR_INIT_Msk
17076#define RTC_ISR_INITF_Pos (6U)
17077#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)
17078#define RTC_ISR_INITF RTC_ISR_INITF_Msk
17079#define RTC_ISR_RSF_Pos (5U)
17080#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)
17081#define RTC_ISR_RSF RTC_ISR_RSF_Msk
17082#define RTC_ISR_INITS_Pos (4U)
17083#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)
17084#define RTC_ISR_INITS RTC_ISR_INITS_Msk
17085#define RTC_ISR_SHPF_Pos (3U)
17086#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)
17087#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk
17088#define RTC_ISR_WUTWF_Pos (2U)
17089#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)
17090#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk
17091#define RTC_ISR_ALRBWF_Pos (1U)
17092#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)
17093#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk
17094#define RTC_ISR_ALRAWF_Pos (0U)
17095#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)
17096#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk
17097
17098/******************** Bits definition for RTC_PRER register *****************/
17099#define RTC_PRER_PREDIV_A_Pos (16U)
17100#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)
17101#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk
17102#define RTC_PRER_PREDIV_S_Pos (0U)
17103#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)
17104#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk
17105
17106/******************** Bits definition for RTC_WUTR register *****************/
17107#define RTC_WUTR_WUT_Pos (0U)
17108#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)
17109#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk
17110
17111/******************** Bits definition for RTC_ALRMAR register ***************/
17112#define RTC_ALRMAR_MSK4_Pos (31U)
17113#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)
17114#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk
17115#define RTC_ALRMAR_WDSEL_Pos (30U)
17116#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)
17117#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk
17118#define RTC_ALRMAR_DT_Pos (28U)
17119#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)
17120#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk
17121#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)
17122#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)
17123#define RTC_ALRMAR_DU_Pos (24U)
17124#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)
17125#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk
17126#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)
17127#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)
17128#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)
17129#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)
17130#define RTC_ALRMAR_MSK3_Pos (23U)
17131#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)
17132#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk
17133#define RTC_ALRMAR_PM_Pos (22U)
17134#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)
17135#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk
17136#define RTC_ALRMAR_HT_Pos (20U)
17137#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)
17138#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk
17139#define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)
17140#define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)
17141#define RTC_ALRMAR_HU_Pos (16U)
17142#define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)
17143#define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk
17144#define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)
17145#define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)
17146#define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)
17147#define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)
17148#define RTC_ALRMAR_MSK2_Pos (15U)
17149#define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)
17150#define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk
17151#define RTC_ALRMAR_MNT_Pos (12U)
17152#define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)
17153#define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk
17154#define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)
17155#define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)
17156#define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)
17157#define RTC_ALRMAR_MNU_Pos (8U)
17158#define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)
17159#define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk
17160#define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)
17161#define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)
17162#define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)
17163#define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)
17164#define RTC_ALRMAR_MSK1_Pos (7U)
17165#define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)
17166#define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk
17167#define RTC_ALRMAR_ST_Pos (4U)
17168#define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)
17169#define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk
17170#define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)
17171#define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)
17172#define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)
17173#define RTC_ALRMAR_SU_Pos (0U)
17174#define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)
17175#define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk
17176#define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)
17177#define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)
17178#define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)
17179#define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)
17181/******************** Bits definition for RTC_ALRMBR register ***************/
17182#define RTC_ALRMBR_MSK4_Pos (31U)
17183#define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)
17184#define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk
17185#define RTC_ALRMBR_WDSEL_Pos (30U)
17186#define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)
17187#define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk
17188#define RTC_ALRMBR_DT_Pos (28U)
17189#define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)
17190#define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk
17191#define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)
17192#define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)
17193#define RTC_ALRMBR_DU_Pos (24U)
17194#define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)
17195#define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk
17196#define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)
17197#define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)
17198#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)
17199#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)
17200#define RTC_ALRMBR_MSK3_Pos (23U)
17201#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)
17202#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk
17203#define RTC_ALRMBR_PM_Pos (22U)
17204#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)
17205#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk
17206#define RTC_ALRMBR_HT_Pos (20U)
17207#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)
17208#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk
17209#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)
17210#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)
17211#define RTC_ALRMBR_HU_Pos (16U)
17212#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)
17213#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk
17214#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)
17215#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)
17216#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)
17217#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)
17218#define RTC_ALRMBR_MSK2_Pos (15U)
17219#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)
17220#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk
17221#define RTC_ALRMBR_MNT_Pos (12U)
17222#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)
17223#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk
17224#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)
17225#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)
17226#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)
17227#define RTC_ALRMBR_MNU_Pos (8U)
17228#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)
17229#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk
17230#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)
17231#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)
17232#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)
17233#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)
17234#define RTC_ALRMBR_MSK1_Pos (7U)
17235#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)
17236#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk
17237#define RTC_ALRMBR_ST_Pos (4U)
17238#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)
17239#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk
17240#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)
17241#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)
17242#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)
17243#define RTC_ALRMBR_SU_Pos (0U)
17244#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)
17245#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk
17246#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)
17247#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)
17248#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)
17249#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)
17251/******************** Bits definition for RTC_WPR register ******************/
17252#define RTC_WPR_KEY_Pos (0U)
17253#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)
17254#define RTC_WPR_KEY RTC_WPR_KEY_Msk
17255
17256/******************** Bits definition for RTC_SSR register ******************/
17257#define RTC_SSR_SS_Pos (0U)
17258#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)
17259#define RTC_SSR_SS RTC_SSR_SS_Msk
17260
17261/******************** Bits definition for RTC_SHIFTR register ***************/
17262#define RTC_SHIFTR_SUBFS_Pos (0U)
17263#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)
17264#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk
17265#define RTC_SHIFTR_ADD1S_Pos (31U)
17266#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)
17267#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk
17268
17269/******************** Bits definition for RTC_TSTR register *****************/
17270#define RTC_TSTR_PM_Pos (22U)
17271#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)
17272#define RTC_TSTR_PM RTC_TSTR_PM_Msk
17273#define RTC_TSTR_HT_Pos (20U)
17274#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)
17275#define RTC_TSTR_HT RTC_TSTR_HT_Msk
17276#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)
17277#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)
17278#define RTC_TSTR_HU_Pos (16U)
17279#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)
17280#define RTC_TSTR_HU RTC_TSTR_HU_Msk
17281#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)
17282#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)
17283#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)
17284#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)
17285#define RTC_TSTR_MNT_Pos (12U)
17286#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)
17287#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk
17288#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)
17289#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)
17290#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)
17291#define RTC_TSTR_MNU_Pos (8U)
17292#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)
17293#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk
17294#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)
17295#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)
17296#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)
17297#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)
17298#define RTC_TSTR_ST_Pos (4U)
17299#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)
17300#define RTC_TSTR_ST RTC_TSTR_ST_Msk
17301#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)
17302#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)
17303#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)
17304#define RTC_TSTR_SU_Pos (0U)
17305#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)
17306#define RTC_TSTR_SU RTC_TSTR_SU_Msk
17307#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)
17308#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)
17309#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)
17310#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)
17312/******************** Bits definition for RTC_TSDR register *****************/
17313#define RTC_TSDR_WDU_Pos (13U)
17314#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)
17315#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk
17316#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)
17317#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)
17318#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)
17319#define RTC_TSDR_MT_Pos (12U)
17320#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)
17321#define RTC_TSDR_MT RTC_TSDR_MT_Msk
17322#define RTC_TSDR_MU_Pos (8U)
17323#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)
17324#define RTC_TSDR_MU RTC_TSDR_MU_Msk
17325#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)
17326#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)
17327#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)
17328#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)
17329#define RTC_TSDR_DT_Pos (4U)
17330#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)
17331#define RTC_TSDR_DT RTC_TSDR_DT_Msk
17332#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)
17333#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)
17334#define RTC_TSDR_DU_Pos (0U)
17335#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)
17336#define RTC_TSDR_DU RTC_TSDR_DU_Msk
17337#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)
17338#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)
17339#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)
17340#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)
17342/******************** Bits definition for RTC_TSSSR register ****************/
17343#define RTC_TSSSR_SS_Pos (0U)
17344#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)
17345#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk
17346
17347/******************** Bits definition for RTC_CALR register *****************/
17348#define RTC_CALR_CALP_Pos (15U)
17349#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)
17350#define RTC_CALR_CALP RTC_CALR_CALP_Msk
17351#define RTC_CALR_CALW8_Pos (14U)
17352#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)
17353#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk
17354#define RTC_CALR_CALW16_Pos (13U)
17355#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)
17356#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk
17357#define RTC_CALR_CALM_Pos (0U)
17358#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)
17359#define RTC_CALR_CALM RTC_CALR_CALM_Msk
17360#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)
17361#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)
17362#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)
17363#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)
17364#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)
17365#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)
17366#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)
17367#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)
17368#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)
17370/******************** Bits definition for RTC_TAMPCR register ***************/
17371#define RTC_TAMPCR_TAMP3MF_Pos (24U)
17372#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)
17373#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk
17374#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)
17375#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)
17376#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk
17377#define RTC_TAMPCR_TAMP3IE_Pos (22U)
17378#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)
17379#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk
17380#define RTC_TAMPCR_TAMP2MF_Pos (21U)
17381#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)
17382#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk
17383#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)
17384#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)
17385#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk
17386#define RTC_TAMPCR_TAMP2IE_Pos (19U)
17387#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)
17388#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk
17389#define RTC_TAMPCR_TAMP1MF_Pos (18U)
17390#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)
17391#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk
17392#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)
17393#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)
17394#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk
17395#define RTC_TAMPCR_TAMP1IE_Pos (16U)
17396#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)
17397#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk
17398#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)
17399#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)
17400#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk
17401#define RTC_TAMPCR_TAMPPRCH_Pos (13U)
17402#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)
17403#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk
17404#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)
17405#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)
17406#define RTC_TAMPCR_TAMPFLT_Pos (11U)
17407#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)
17408#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk
17409#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)
17410#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)
17411#define RTC_TAMPCR_TAMPFREQ_Pos (8U)
17412#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)
17413#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk
17414#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)
17415#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)
17416#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)
17417#define RTC_TAMPCR_TAMPTS_Pos (7U)
17418#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)
17419#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk
17420#define RTC_TAMPCR_TAMP3TRG_Pos (6U)
17421#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)
17422#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk
17423#define RTC_TAMPCR_TAMP3E_Pos (5U)
17424#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)
17425#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk
17426#define RTC_TAMPCR_TAMP2TRG_Pos (4U)
17427#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)
17428#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk
17429#define RTC_TAMPCR_TAMP2E_Pos (3U)
17430#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)
17431#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk
17432#define RTC_TAMPCR_TAMPIE_Pos (2U)
17433#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)
17434#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk
17435#define RTC_TAMPCR_TAMP1TRG_Pos (1U)
17436#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)
17437#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk
17438#define RTC_TAMPCR_TAMP1E_Pos (0U)
17439#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)
17440#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk
17441
17442/******************** Bits definition for RTC_ALRMASSR register *************/
17443#define RTC_ALRMASSR_MASKSS_Pos (24U)
17444#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)
17445#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk
17446#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)
17447#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)
17448#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)
17449#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)
17450#define RTC_ALRMASSR_SS_Pos (0U)
17451#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)
17452#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk
17453
17454/******************** Bits definition for RTC_ALRMBSSR register *************/
17455#define RTC_ALRMBSSR_MASKSS_Pos (24U)
17456#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)
17457#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk
17458#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)
17459#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)
17460#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)
17461#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)
17462#define RTC_ALRMBSSR_SS_Pos (0U)
17463#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)
17464#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk
17465
17466/******************** Bits definition for RTC_OR register *******************/
17467#define RTC_OR_OUT_RMP_Pos (1U)
17468#define RTC_OR_OUT_RMP_Msk (0x1UL << RTC_OR_OUT_RMP_Pos)
17469#define RTC_OR_OUT_RMP RTC_OR_OUT_RMP_Msk
17470#define RTC_OR_ALARMOUTTYPE_Pos (0U)
17471#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)
17472#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk
17473
17474/******************** Bits definition for RTC_BKP0R register ****************/
17475#define RTC_BKP0R_Pos (0U)
17476#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)
17477#define RTC_BKP0R RTC_BKP0R_Msk
17478
17479/******************** Bits definition for RTC_BKP1R register ****************/
17480#define RTC_BKP1R_Pos (0U)
17481#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)
17482#define RTC_BKP1R RTC_BKP1R_Msk
17483
17484/******************** Bits definition for RTC_BKP2R register ****************/
17485#define RTC_BKP2R_Pos (0U)
17486#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)
17487#define RTC_BKP2R RTC_BKP2R_Msk
17488
17489/******************** Bits definition for RTC_BKP3R register ****************/
17490#define RTC_BKP3R_Pos (0U)
17491#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)
17492#define RTC_BKP3R RTC_BKP3R_Msk
17493
17494/******************** Bits definition for RTC_BKP4R register ****************/
17495#define RTC_BKP4R_Pos (0U)
17496#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)
17497#define RTC_BKP4R RTC_BKP4R_Msk
17498
17499/******************** Bits definition for RTC_BKP5R register ****************/
17500#define RTC_BKP5R_Pos (0U)
17501#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)
17502#define RTC_BKP5R RTC_BKP5R_Msk
17503
17504/******************** Bits definition for RTC_BKP6R register ****************/
17505#define RTC_BKP6R_Pos (0U)
17506#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)
17507#define RTC_BKP6R RTC_BKP6R_Msk
17508
17509/******************** Bits definition for RTC_BKP7R register ****************/
17510#define RTC_BKP7R_Pos (0U)
17511#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)
17512#define RTC_BKP7R RTC_BKP7R_Msk
17513
17514/******************** Bits definition for RTC_BKP8R register ****************/
17515#define RTC_BKP8R_Pos (0U)
17516#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)
17517#define RTC_BKP8R RTC_BKP8R_Msk
17518
17519/******************** Bits definition for RTC_BKP9R register ****************/
17520#define RTC_BKP9R_Pos (0U)
17521#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)
17522#define RTC_BKP9R RTC_BKP9R_Msk
17523
17524/******************** Bits definition for RTC_BKP10R register ***************/
17525#define RTC_BKP10R_Pos (0U)
17526#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)
17527#define RTC_BKP10R RTC_BKP10R_Msk
17528
17529/******************** Bits definition for RTC_BKP11R register ***************/
17530#define RTC_BKP11R_Pos (0U)
17531#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)
17532#define RTC_BKP11R RTC_BKP11R_Msk
17533
17534/******************** Bits definition for RTC_BKP12R register ***************/
17535#define RTC_BKP12R_Pos (0U)
17536#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)
17537#define RTC_BKP12R RTC_BKP12R_Msk
17538
17539/******************** Bits definition for RTC_BKP13R register ***************/
17540#define RTC_BKP13R_Pos (0U)
17541#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)
17542#define RTC_BKP13R RTC_BKP13R_Msk
17543
17544/******************** Bits definition for RTC_BKP14R register ***************/
17545#define RTC_BKP14R_Pos (0U)
17546#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)
17547#define RTC_BKP14R RTC_BKP14R_Msk
17548
17549/******************** Bits definition for RTC_BKP15R register ***************/
17550#define RTC_BKP15R_Pos (0U)
17551#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)
17552#define RTC_BKP15R RTC_BKP15R_Msk
17553
17554/******************** Bits definition for RTC_BKP16R register ***************/
17555#define RTC_BKP16R_Pos (0U)
17556#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)
17557#define RTC_BKP16R RTC_BKP16R_Msk
17558
17559/******************** Bits definition for RTC_BKP17R register ***************/
17560#define RTC_BKP17R_Pos (0U)
17561#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)
17562#define RTC_BKP17R RTC_BKP17R_Msk
17563
17564/******************** Bits definition for RTC_BKP18R register ***************/
17565#define RTC_BKP18R_Pos (0U)
17566#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)
17567#define RTC_BKP18R RTC_BKP18R_Msk
17568
17569/******************** Bits definition for RTC_BKP19R register ***************/
17570#define RTC_BKP19R_Pos (0U)
17571#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)
17572#define RTC_BKP19R RTC_BKP19R_Msk
17573
17574/******************** Bits definition for RTC_BKP20R register ***************/
17575#define RTC_BKP20R_Pos (0U)
17576#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)
17577#define RTC_BKP20R RTC_BKP20R_Msk
17578
17579/******************** Bits definition for RTC_BKP21R register ***************/
17580#define RTC_BKP21R_Pos (0U)
17581#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)
17582#define RTC_BKP21R RTC_BKP21R_Msk
17583
17584/******************** Bits definition for RTC_BKP22R register ***************/
17585#define RTC_BKP22R_Pos (0U)
17586#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)
17587#define RTC_BKP22R RTC_BKP22R_Msk
17588
17589/******************** Bits definition for RTC_BKP23R register ***************/
17590#define RTC_BKP23R_Pos (0U)
17591#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)
17592#define RTC_BKP23R RTC_BKP23R_Msk
17593
17594/******************** Bits definition for RTC_BKP24R register ***************/
17595#define RTC_BKP24R_Pos (0U)
17596#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)
17597#define RTC_BKP24R RTC_BKP24R_Msk
17598
17599/******************** Bits definition for RTC_BKP25R register ***************/
17600#define RTC_BKP25R_Pos (0U)
17601#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)
17602#define RTC_BKP25R RTC_BKP25R_Msk
17603
17604/******************** Bits definition for RTC_BKP26R register ***************/
17605#define RTC_BKP26R_Pos (0U)
17606#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)
17607#define RTC_BKP26R RTC_BKP26R_Msk
17608
17609/******************** Bits definition for RTC_BKP27R register ***************/
17610#define RTC_BKP27R_Pos (0U)
17611#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)
17612#define RTC_BKP27R RTC_BKP27R_Msk
17613
17614/******************** Bits definition for RTC_BKP28R register ***************/
17615#define RTC_BKP28R_Pos (0U)
17616#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)
17617#define RTC_BKP28R RTC_BKP28R_Msk
17618
17619/******************** Bits definition for RTC_BKP29R register ***************/
17620#define RTC_BKP29R_Pos (0U)
17621#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)
17622#define RTC_BKP29R RTC_BKP29R_Msk
17623
17624/******************** Bits definition for RTC_BKP30R register ***************/
17625#define RTC_BKP30R_Pos (0U)
17626#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)
17627#define RTC_BKP30R RTC_BKP30R_Msk
17628
17629/******************** Bits definition for RTC_BKP31R register ***************/
17630#define RTC_BKP31R_Pos (0U)
17631#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)
17632#define RTC_BKP31R RTC_BKP31R_Msk
17633
17634/******************** Number of backup registers ******************************/
17635#define RTC_BKP_NUMBER_Pos (5U)
17636#define RTC_BKP_NUMBER_Msk (0x1UL << RTC_BKP_NUMBER_Pos)
17637#define RTC_BKP_NUMBER RTC_BKP_NUMBER_Msk
17638
17639/******************************************************************************/
17640/* */
17641/* SPDIF-RX Interface */
17642/* */
17643/******************************************************************************/
17644/******************** Bit definition for SPDIF_CR register ******************/
17645#define SPDIFRX_CR_SPDIFEN_Pos (0U)
17646#define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)
17647#define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk
17648#define SPDIFRX_CR_RXDMAEN_Pos (2U)
17649#define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)
17650#define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk
17651#define SPDIFRX_CR_RXSTEO_Pos (3U)
17652#define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos)
17653#define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk
17654#define SPDIFRX_CR_DRFMT_Pos (4U)
17655#define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos)
17656#define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk
17657#define SPDIFRX_CR_PMSK_Pos (6U)
17658#define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos)
17659#define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk
17660#define SPDIFRX_CR_VMSK_Pos (7U)
17661#define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos)
17662#define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk
17663#define SPDIFRX_CR_CUMSK_Pos (8U)
17664#define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos)
17665#define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk
17666#define SPDIFRX_CR_PTMSK_Pos (9U)
17667#define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos)
17668#define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk
17669#define SPDIFRX_CR_CBDMAEN_Pos (10U)
17670#define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)
17671#define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk
17672#define SPDIFRX_CR_CHSEL_Pos (11U)
17673#define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos)
17674#define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk
17675#define SPDIFRX_CR_NBTR_Pos (12U)
17676#define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos)
17677#define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk
17678#define SPDIFRX_CR_WFA_Pos (14U)
17679#define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos)
17680#define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk
17681#define SPDIFRX_CR_INSEL_Pos (16U)
17682#define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos)
17683#define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk
17684#define SPDIFRX_CR_CKSEN_Pos (20U)
17685#define SPDIFRX_CR_CKSEN_Msk (0x1UL << SPDIFRX_CR_CKSEN_Pos)
17686#define SPDIFRX_CR_CKSEN SPDIFRX_CR_CKSEN_Msk
17687#define SPDIFRX_CR_CKSBKPEN_Pos (21U)
17688#define SPDIFRX_CR_CKSBKPEN_Msk (0x1UL << SPDIFRX_CR_CKSBKPEN_Pos)
17689#define SPDIFRX_CR_CKSBKPEN SPDIFRX_CR_CKSBKPEN_Msk
17691/******************* Bit definition for SPDIFRX_IMR register *******************/
17692#define SPDIFRX_IMR_RXNEIE_Pos (0U)
17693#define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)
17694#define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk
17695#define SPDIFRX_IMR_CSRNEIE_Pos (1U)
17696#define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)
17697#define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk
17698#define SPDIFRX_IMR_PERRIE_Pos (2U)
17699#define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos)
17700#define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk
17701#define SPDIFRX_IMR_OVRIE_Pos (3U)
17702#define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos)
17703#define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk
17704#define SPDIFRX_IMR_SBLKIE_Pos (4U)
17705#define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)
17706#define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk
17707#define SPDIFRX_IMR_SYNCDIE_Pos (5U)
17708#define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)
17709#define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk
17710#define SPDIFRX_IMR_IFEIE_Pos (6U)
17711#define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos)
17712#define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk
17714/******************* Bit definition for SPDIFRX_SR register *******************/
17715#define SPDIFRX_SR_RXNE_Pos (0U)
17716#define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos)
17717#define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk
17718#define SPDIFRX_SR_CSRNE_Pos (1U)
17719#define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos)
17720#define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk
17721#define SPDIFRX_SR_PERR_Pos (2U)
17722#define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos)
17723#define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk
17724#define SPDIFRX_SR_OVR_Pos (3U)
17725#define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos)
17726#define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk
17727#define SPDIFRX_SR_SBD_Pos (4U)
17728#define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos)
17729#define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk
17730#define SPDIFRX_SR_SYNCD_Pos (5U)
17731#define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos)
17732#define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk
17733#define SPDIFRX_SR_FERR_Pos (6U)
17734#define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos)
17735#define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk
17736#define SPDIFRX_SR_SERR_Pos (7U)
17737#define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos)
17738#define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk
17739#define SPDIFRX_SR_TERR_Pos (8U)
17740#define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos)
17741#define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk
17742#define SPDIFRX_SR_WIDTH5_Pos (16U)
17743#define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)
17744#define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk
17746/******************* Bit definition for SPDIFRX_IFCR register *******************/
17747#define SPDIFRX_IFCR_PERRCF_Pos (2U)
17748#define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)
17749#define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk
17750#define SPDIFRX_IFCR_OVRCF_Pos (3U)
17751#define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)
17752#define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk
17753#define SPDIFRX_IFCR_SBDCF_Pos (4U)
17754#define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)
17755#define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk
17756#define SPDIFRX_IFCR_SYNCDCF_Pos (5U)
17757#define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)
17758#define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk
17760/******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b00 case) *******************/
17761#define SPDIFRX_DR0_DR_Pos (0U)
17762#define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)
17763#define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk
17764#define SPDIFRX_DR0_PE_Pos (24U)
17765#define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos)
17766#define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk
17767#define SPDIFRX_DR0_V_Pos (25U)
17768#define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos)
17769#define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk
17770#define SPDIFRX_DR0_U_Pos (26U)
17771#define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos)
17772#define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk
17773#define SPDIFRX_DR0_C_Pos (27U)
17774#define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos)
17775#define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk
17776#define SPDIFRX_DR0_PT_Pos (28U)
17777#define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos)
17778#define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk
17780/******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b01 case) *******************/
17781#define SPDIFRX_DR1_DR_Pos (8U)
17782#define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)
17783#define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk
17784#define SPDIFRX_DR1_PT_Pos (4U)
17785#define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos)
17786#define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk
17787#define SPDIFRX_DR1_C_Pos (3U)
17788#define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos)
17789#define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk
17790#define SPDIFRX_DR1_U_Pos (2U)
17791#define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos)
17792#define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk
17793#define SPDIFRX_DR1_V_Pos (1U)
17794#define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos)
17795#define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk
17796#define SPDIFRX_DR1_PE_Pos (0U)
17797#define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos)
17798#define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk
17800/******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b10 case) *******************/
17801#define SPDIFRX_DR1_DRNL1_Pos (16U)
17802#define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)
17803#define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk
17804#define SPDIFRX_DR1_DRNL2_Pos (0U)
17805#define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)
17806#define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk
17808/******************* Bit definition for SPDIFRX_CSR register *******************/
17809#define SPDIFRX_CSR_USR_Pos (0U)
17810#define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos)
17811#define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk
17812#define SPDIFRX_CSR_CS_Pos (16U)
17813#define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos)
17814#define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk
17815#define SPDIFRX_CSR_SOB_Pos (24U)
17816#define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos)
17817#define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk
17819/******************* Bit definition for SPDIFRX_DIR register *******************/
17820#define SPDIFRX_DIR_THI_Pos (0U)
17821#define SPDIFRX_DIR_THI_Msk (0x1FFFUL << SPDIFRX_DIR_THI_Pos)
17822#define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk
17823#define SPDIFRX_DIR_TLO_Pos (16U)
17824#define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)
17825#define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk
17827/******************* Bit definition for SPDIFRX_VERR register *******************/
17828#define SPDIFRX_VERR_MINREV_Pos (0U)
17829#define SPDIFRX_VERR_MINREV_Msk (0xFUL << SPDIFRX_VERR_MINREV_Pos)
17830#define SPDIFRX_VERR_MINREV SPDIFRX_VERR_MINREV_Msk
17831#define SPDIFRX_VERR_MAJREV_Pos (4U)
17832#define SPDIFRX_VERR_MAJREV_Msk (0xFUL << SPDIFRX_VERR_MAJREV_Pos)
17833#define SPDIFRX_VERR_MAJREV SPDIFRX_VERR_MAJREV_Msk
17835/******************* Bit definition for SPDIFRX_IDR register *******************/
17836#define SPDIFRX_IDR_ID_Pos (0U)
17837#define SPDIFRX_IDR_ID_Msk (0xFFFFFFFFUL << SPDIFRX_IDR_ID_Pos)
17838#define SPDIFRX_IDR_ID SPDIFRX_IDR_ID_Msk
17840/******************* Bit definition for SPDIFRX_SIDR register *******************/
17841#define SPDIFRX_SIDR_SID_Pos (0U)
17842#define SPDIFRX_SIDR_SID_Msk (0xFFFFFFFFUL << SPDIFRX_SIDR_SID_Pos)
17843#define SPDIFRX_SIDR_SID SPDIFRX_SIDR_SID_Msk
17845/******************************************************************************/
17846/* */
17847/* Serial Audio Interface */
17848/* */
17849/******************************************************************************/
17850/******************************* SAI VERSION ********************************/
17851#define SAI_VER_V2_1
17852
17853/******************** Bit definition for SAI_GCR register *******************/
17854#define SAI_GCR_SYNCIN_Pos (0U)
17855#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)
17856#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk
17857#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)
17858#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)
17860#define SAI_GCR_SYNCOUT_Pos (4U)
17861#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)
17862#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk
17863#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)
17864#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)
17866/******************* Bit definition for SAI_xCR1 register *******************/
17867#define SAI_xCR1_MODE_Pos (0U)
17868#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)
17869#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk
17870#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)
17871#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)
17873#define SAI_xCR1_PRTCFG_Pos (2U)
17874#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)
17875#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk
17876#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)
17877#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)
17879#define SAI_xCR1_DS_Pos (5U)
17880#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)
17881#define SAI_xCR1_DS SAI_xCR1_DS_Msk
17882#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)
17883#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)
17884#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)
17886#define SAI_xCR1_LSBFIRST_Pos (8U)
17887#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)
17888#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk
17889#define SAI_xCR1_CKSTR_Pos (9U)
17890#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)
17891#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk
17893#define SAI_xCR1_SYNCEN_Pos (10U)
17894#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)
17895#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk
17896#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)
17897#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)
17899#define SAI_xCR1_MONO_Pos (12U)
17900#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)
17901#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk
17902#define SAI_xCR1_OUTDRIV_Pos (13U)
17903#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)
17904#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk
17905#define SAI_xCR1_SAIEN_Pos (16U)
17906#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)
17907#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk
17908#define SAI_xCR1_DMAEN_Pos (17U)
17909#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)
17910#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk
17911#define SAI_xCR1_NODIV_Pos (19U)
17912#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)
17913#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk
17915#define SAI_xCR1_MCKDIV_Pos (20U)
17916#define SAI_xCR1_MCKDIV_Msk (0x3FUL << SAI_xCR1_MCKDIV_Pos)
17917#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk
17918#define SAI_xCR1_MCKDIV_0 (0x01UL << SAI_xCR1_MCKDIV_Pos)
17919#define SAI_xCR1_MCKDIV_1 (0x02UL << SAI_xCR1_MCKDIV_Pos)
17920#define SAI_xCR1_MCKDIV_2 (0x04UL << SAI_xCR1_MCKDIV_Pos)
17921#define SAI_xCR1_MCKDIV_3 (0x08UL << SAI_xCR1_MCKDIV_Pos)
17922#define SAI_xCR1_MCKDIV_4 (0x10UL << SAI_xCR1_MCKDIV_Pos)
17923#define SAI_xCR1_MCKDIV_5 (0x20UL << SAI_xCR1_MCKDIV_Pos)
17925#define SAI_xCR1_MCKEN_Pos (27U)
17926#define SAI_xCR1_MCKEN_Msk (0x1UL << SAI_xCR1_MCKEN_Pos)
17927#define SAI_xCR1_MCKEN SAI_xCR1_MCKEN_Msk
17929#define SAI_xCR1_OSR_Pos (26U)
17930#define SAI_xCR1_OSR_Msk (0x1UL << SAI_xCR1_OSR_Pos)
17931#define SAI_xCR1_OSR SAI_xCR1_OSR_Msk
17933/* Legacy define */
17934#define SAI_xCR1_NOMCK SAI_xCR1_NODIV
17935
17936/******************* Bit definition for SAI_xCR2 register *******************/
17937#define SAI_xCR2_FTH_Pos (0U)
17938#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)
17939#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk
17940#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)
17941#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)
17942#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)
17944#define SAI_xCR2_FFLUSH_Pos (3U)
17945#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)
17946#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk
17947#define SAI_xCR2_TRIS_Pos (4U)
17948#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)
17949#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk
17950#define SAI_xCR2_MUTE_Pos (5U)
17951#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)
17952#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk
17953#define SAI_xCR2_MUTEVAL_Pos (6U)
17954#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)
17955#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk
17957#define SAI_xCR2_MUTECNT_Pos (7U)
17958#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)
17959#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk
17960#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)
17961#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)
17962#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)
17963#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)
17964#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)
17965#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)
17967#define SAI_xCR2_CPL_Pos (13U)
17968#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)
17969#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk
17971#define SAI_xCR2_COMP_Pos (14U)
17972#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)
17973#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk
17974#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)
17975#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)
17977/****************** Bit definition for SAI_xFRCR register *******************/
17978#define SAI_xFRCR_FRL_Pos (0U)
17979#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)
17980#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk
17981#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)
17982#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)
17983#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)
17984#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)
17985#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)
17986#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)
17987#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)
17988#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)
17990#define SAI_xFRCR_FSALL_Pos (8U)
17991#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)
17992#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk
17993#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)
17994#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)
17995#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)
17996#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)
17997#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)
17998#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)
17999#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)
18001#define SAI_xFRCR_FSDEF_Pos (16U)
18002#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)
18003#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk
18004#define SAI_xFRCR_FSPOL_Pos (17U)
18005#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)
18006#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk
18007#define SAI_xFRCR_FSOFF_Pos (18U)
18008#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)
18009#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk
18011/* Legacy define */
18012#define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL
18013
18014/****************** Bit definition for SAI_xSLOTR register *******************/
18015#define SAI_xSLOTR_FBOFF_Pos (0U)
18016#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)
18017#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk
18018#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)
18019#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)
18020#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)
18021#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)
18022#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)
18024#define SAI_xSLOTR_SLOTSZ_Pos (6U)
18025#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)
18026#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk
18027#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)
18028#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)
18030#define SAI_xSLOTR_NBSLOT_Pos (8U)
18031#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)
18032#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk
18033#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)
18034#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)
18035#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)
18036#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)
18038#define SAI_xSLOTR_SLOTEN_Pos (16U)
18039#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)
18040#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk
18042/******************* Bit definition for SAI_xIMR register *******************/
18043#define SAI_xIMR_OVRUDRIE_Pos (0U)
18044#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)
18045#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk
18046#define SAI_xIMR_MUTEDETIE_Pos (1U)
18047#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)
18048#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk
18049#define SAI_xIMR_WCKCFGIE_Pos (2U)
18050#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)
18051#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk
18052#define SAI_xIMR_FREQIE_Pos (3U)
18053#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)
18054#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk
18055#define SAI_xIMR_CNRDYIE_Pos (4U)
18056#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)
18057#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk
18058#define SAI_xIMR_AFSDETIE_Pos (5U)
18059#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)
18060#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk
18061#define SAI_xIMR_LFSDETIE_Pos (6U)
18062#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)
18063#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk
18065/******************** Bit definition for SAI_xSR register *******************/
18066#define SAI_xSR_OVRUDR_Pos (0U)
18067#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)
18068#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk
18069#define SAI_xSR_MUTEDET_Pos (1U)
18070#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)
18071#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk
18072#define SAI_xSR_WCKCFG_Pos (2U)
18073#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)
18074#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk
18075#define SAI_xSR_FREQ_Pos (3U)
18076#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)
18077#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk
18078#define SAI_xSR_CNRDY_Pos (4U)
18079#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)
18080#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk
18081#define SAI_xSR_AFSDET_Pos (5U)
18082#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)
18083#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk
18084#define SAI_xSR_LFSDET_Pos (6U)
18085#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)
18086#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk
18088#define SAI_xSR_FLVL_Pos (16U)
18089#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)
18090#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk
18091#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)
18092#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)
18093#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)
18095/****************** Bit definition for SAI_xCLRFR register ******************/
18096#define SAI_xCLRFR_COVRUDR_Pos (0U)
18097#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)
18098#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk
18099#define SAI_xCLRFR_CMUTEDET_Pos (1U)
18100#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)
18101#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk
18102#define SAI_xCLRFR_CWCKCFG_Pos (2U)
18103#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)
18104#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk
18105#define SAI_xCLRFR_CFREQ_Pos (3U)
18106#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)
18107#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk
18108#define SAI_xCLRFR_CCNRDY_Pos (4U)
18109#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)
18110#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk
18111#define SAI_xCLRFR_CAFSDET_Pos (5U)
18112#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)
18113#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk
18114#define SAI_xCLRFR_CLFSDET_Pos (6U)
18115#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)
18116#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk
18118/****************** Bit definition for SAI_xDR register *********************/
18119#define SAI_xDR_DATA_Pos (0U)
18120#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)
18121#define SAI_xDR_DATA SAI_xDR_DATA_Msk
18122
18123/******************* Bit definition for SAI_PDMCR register ******************/
18124#define SAI_PDMCR_PDMEN_Pos (0U)
18125#define SAI_PDMCR_PDMEN_Msk (0x1UL << SAI_PDMCR_PDMEN_Pos)
18126#define SAI_PDMCR_PDMEN SAI_PDMCR_PDMEN_Msk
18128#define SAI_PDMCR_MICNBR_Pos (4U)
18129#define SAI_PDMCR_MICNBR_Msk (0x3UL << SAI_PDMCR_MICNBR_Pos)
18130#define SAI_PDMCR_MICNBR SAI_PDMCR_MICNBR_Msk
18131#define SAI_PDMCR_MICNBR_0 (0x1UL << SAI_PDMCR_MICNBR_Pos)
18132#define SAI_PDMCR_MICNBR_1 (0x2UL << SAI_PDMCR_MICNBR_Pos)
18134#define SAI_PDMCR_CKEN1_Pos (8U)
18135#define SAI_PDMCR_CKEN1_Msk (0x1UL << SAI_PDMCR_CKEN1_Pos)
18136#define SAI_PDMCR_CKEN1 SAI_PDMCR_CKEN1_Msk
18137#define SAI_PDMCR_CKEN2_Pos (9U)
18138#define SAI_PDMCR_CKEN2_Msk (0x1UL << SAI_PDMCR_CKEN2_Pos)
18139#define SAI_PDMCR_CKEN2 SAI_PDMCR_CKEN2_Msk
18140#define SAI_PDMCR_CKEN3_Pos (10U)
18141#define SAI_PDMCR_CKEN3_Msk (0x1UL << SAI_PDMCR_CKEN3_Pos)
18142#define SAI_PDMCR_CKEN3 SAI_PDMCR_CKEN3_Msk
18143#define SAI_PDMCR_CKEN4_Pos (11U)
18144#define SAI_PDMCR_CKEN4_Msk (0x1UL << SAI_PDMCR_CKEN4_Pos)
18145#define SAI_PDMCR_CKEN4 SAI_PDMCR_CKEN4_Msk
18147/****************** Bit definition for SAI_PDMDLY register ******************/
18148#define SAI_PDMDLY_DLYM1L_Pos (0U)
18149#define SAI_PDMDLY_DLYM1L_Msk (0x7UL << SAI_PDMDLY_DLYM1L_Pos)
18150#define SAI_PDMDLY_DLYM1L SAI_PDMDLY_DLYM1L_Msk
18151#define SAI_PDMDLY_DLYM1L_0 (0x1UL << SAI_PDMDLY_DLYM1L_Pos)
18152#define SAI_PDMDLY_DLYM1L_1 (0x2UL << SAI_PDMDLY_DLYM1L_Pos)
18153#define SAI_PDMDLY_DLYM1L_2 (0x4UL << SAI_PDMDLY_DLYM1L_Pos)
18155#define SAI_PDMDLY_DLYM1R_Pos (4U)
18156#define SAI_PDMDLY_DLYM1R_Msk (0x7UL << SAI_PDMDLY_DLYM1R_Pos)
18157#define SAI_PDMDLY_DLYM1R SAI_PDMDLY_DLYM1R_Msk
18158#define SAI_PDMDLY_DLYM1R_0 (0x1UL << SAI_PDMDLY_DLYM1R_Pos)
18159#define SAI_PDMDLY_DLYM1R_1 (0x2UL << SAI_PDMDLY_DLYM1R_Pos)
18160#define SAI_PDMDLY_DLYM1R_2 (0x4UL << SAI_PDMDLY_DLYM1R_Pos)
18162#define SAI_PDMDLY_DLYM2L_Pos (8U)
18163#define SAI_PDMDLY_DLYM2L_Msk (0x7UL << SAI_PDMDLY_DLYM2L_Pos)
18164#define SAI_PDMDLY_DLYM2L SAI_PDMDLY_DLYM2L_Msk
18165#define SAI_PDMDLY_DLYM2L_0 (0x1UL << SAI_PDMDLY_DLYM2L_Pos)
18166#define SAI_PDMDLY_DLYM2L_1 (0x2UL << SAI_PDMDLY_DLYM2L_Pos)
18167#define SAI_PDMDLY_DLYM2L_2 (0x4UL << SAI_PDMDLY_DLYM2L_Pos)
18169#define SAI_PDMDLY_DLYM2R_Pos (12U)
18170#define SAI_PDMDLY_DLYM2R_Msk (0x7UL << SAI_PDMDLY_DLYM2R_Pos)
18171#define SAI_PDMDLY_DLYM2R SAI_PDMDLY_DLYM2R_Msk
18172#define SAI_PDMDLY_DLYM2R_0 (0x1UL << SAI_PDMDLY_DLYM2R_Pos)
18173#define SAI_PDMDLY_DLYM2R_1 (0x2UL << SAI_PDMDLY_DLYM2R_Pos)
18174#define SAI_PDMDLY_DLYM2R_2 (0x4UL << SAI_PDMDLY_DLYM2R_Pos)
18176#define SAI_PDMDLY_DLYM3L_Pos (16U)
18177#define SAI_PDMDLY_DLYM3L_Msk (0x7UL << SAI_PDMDLY_DLYM3L_Pos)
18178#define SAI_PDMDLY_DLYM3L SAI_PDMDLY_DLYM3L_Msk
18179#define SAI_PDMDLY_DLYM3L_0 (0x1UL << SAI_PDMDLY_DLYM3L_Pos)
18180#define SAI_PDMDLY_DLYM3L_1 (0x2UL << SAI_PDMDLY_DLYM3L_Pos)
18181#define SAI_PDMDLY_DLYM3L_2 (0x4UL << SAI_PDMDLY_DLYM3L_Pos)
18183#define SAI_PDMDLY_DLYM3R_Pos (20U)
18184#define SAI_PDMDLY_DLYM3R_Msk (0x7UL << SAI_PDMDLY_DLYM3R_Pos)
18185#define SAI_PDMDLY_DLYM3R SAI_PDMDLY_DLYM3R_Msk
18186#define SAI_PDMDLY_DLYM3R_0 (0x1UL << SAI_PDMDLY_DLYM3R_Pos)
18187#define SAI_PDMDLY_DLYM3R_1 (0x2UL << SAI_PDMDLY_DLYM3R_Pos)
18188#define SAI_PDMDLY_DLYM3R_2 (0x4UL << SAI_PDMDLY_DLYM3R_Pos)
18190#define SAI_PDMDLY_DLYM4L_Pos (24U)
18191#define SAI_PDMDLY_DLYM4L_Msk (0x7UL << SAI_PDMDLY_DLYM4L_Pos)
18192#define SAI_PDMDLY_DLYM4L SAI_PDMDLY_DLYM4L_Msk
18193#define SAI_PDMDLY_DLYM4L_0 (0x1UL << SAI_PDMDLY_DLYM4L_Pos)
18194#define SAI_PDMDLY_DLYM4L_1 (0x2UL << SAI_PDMDLY_DLYM4L_Pos)
18195#define SAI_PDMDLY_DLYM4L_2 (0x4UL << SAI_PDMDLY_DLYM4L_Pos)
18197#define SAI_PDMDLY_DLYM4R_Pos (28U)
18198#define SAI_PDMDLY_DLYM4R_Msk (0x7UL << SAI_PDMDLY_DLYM4R_Pos)
18199#define SAI_PDMDLY_DLYM4R SAI_PDMDLY_DLYM4R_Msk
18200#define SAI_PDMDLY_DLYM4R_0 (0x1UL << SAI_PDMDLY_DLYM4R_Pos)
18201#define SAI_PDMDLY_DLYM4R_1 (0x2UL << SAI_PDMDLY_DLYM4R_Pos)
18202#define SAI_PDMDLY_DLYM4R_2 (0x4UL << SAI_PDMDLY_DLYM4R_Pos)
18204/******************************************************************************/
18205/* */
18206/* SDMMC Interface */
18207/* */
18208/******************************************************************************/
18209/****************** Bit definition for SDMMC_POWER register ******************/
18210#define SDMMC_POWER_PWRCTRL_Pos (0U)
18211#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)
18212#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk
18213#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)
18214#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)
18215#define SDMMC_POWER_VSWITCH_Pos (2U)
18216#define SDMMC_POWER_VSWITCH_Msk (0x1UL << SDMMC_POWER_VSWITCH_Pos)
18217#define SDMMC_POWER_VSWITCH SDMMC_POWER_VSWITCH_Msk
18218#define SDMMC_POWER_VSWITCHEN_Pos (3U)
18219#define SDMMC_POWER_VSWITCHEN_Msk (0x1UL << SDMMC_POWER_VSWITCHEN_Pos)
18220#define SDMMC_POWER_VSWITCHEN SDMMC_POWER_VSWITCHEN_Msk
18221#define SDMMC_POWER_DIRPOL_Pos (4U)
18222#define SDMMC_POWER_DIRPOL_Msk (0x1UL << SDMMC_POWER_DIRPOL_Pos)
18223#define SDMMC_POWER_DIRPOL SDMMC_POWER_DIRPOL_Msk
18225/****************** Bit definition for SDMMC_CLKCR register ******************/
18226#define SDMMC_CLKCR_CLKDIV_Pos (0U)
18227#define SDMMC_CLKCR_CLKDIV_Msk (0x3FFUL << SDMMC_CLKCR_CLKDIV_Pos)
18228#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk
18229#define SDMMC_CLKCR_PWRSAV_Pos (12U)
18230#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)
18231#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk
18233#define SDMMC_CLKCR_WIDBUS_Pos (14U)
18234#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)
18235#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk
18236#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)
18237#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)
18239#define SDMMC_CLKCR_NEGEDGE_Pos (16U)
18240#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)
18241#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk
18242#define SDMMC_CLKCR_HWFC_EN_Pos (17U)
18243#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)
18244#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk
18245#define SDMMC_CLKCR_DDR_Pos (18U)
18246#define SDMMC_CLKCR_DDR_Msk (0x1UL << SDMMC_CLKCR_DDR_Pos)
18247#define SDMMC_CLKCR_DDR SDMMC_CLKCR_DDR_Msk
18248#define SDMMC_CLKCR_BUSSPEED_Pos (19U)
18249#define SDMMC_CLKCR_BUSSPEED_Msk (0x1UL << SDMMC_CLKCR_BUSSPEED_Pos)
18250#define SDMMC_CLKCR_BUSSPEED SDMMC_CLKCR_BUSSPEED_Msk
18251#define SDMMC_CLKCR_SELCLKRX_Pos (20U)
18252#define SDMMC_CLKCR_SELCLKRX_Msk (0x3UL << SDMMC_CLKCR_SELCLKRX_Pos)
18253#define SDMMC_CLKCR_SELCLKRX SDMMC_CLKCR_SELCLKRX_Msk
18254#define SDMMC_CLKCR_SELCLKRX_0 (0x1UL << SDMMC_CLKCR_SELCLKRX_Pos)
18255#define SDMMC_CLKCR_SELCLKRX_1 (0x2UL << SDMMC_CLKCR_SELCLKRX_Pos)
18257/******************* Bit definition for SDMMC_ARG register *******************/
18258#define SDMMC_ARG_CMDARG_Pos (0U)
18259#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)
18260#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk
18262/******************* Bit definition for SDMMC_CMD register *******************/
18263#define SDMMC_CMD_CMDINDEX_Pos (0U)
18264#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)
18265#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk
18266#define SDMMC_CMD_CMDTRANS_Pos (6U)
18267#define SDMMC_CMD_CMDTRANS_Msk (0x1UL << SDMMC_CMD_CMDTRANS_Pos)
18268#define SDMMC_CMD_CMDTRANS SDMMC_CMD_CMDTRANS_Msk
18269#define SDMMC_CMD_CMDSTOP_Pos (7U)
18270#define SDMMC_CMD_CMDSTOP_Msk (0x1UL << SDMMC_CMD_CMDSTOP_Pos)
18271#define SDMMC_CMD_CMDSTOP SDMMC_CMD_CMDSTOP_Msk
18273#define SDMMC_CMD_WAITRESP_Pos (8U)
18274#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)
18275#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk
18276#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)
18277#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)
18279#define SDMMC_CMD_WAITINT_Pos (10U)
18280#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)
18281#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk
18282#define SDMMC_CMD_WAITPEND_Pos (11U)
18283#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)
18284#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk
18285#define SDMMC_CMD_CPSMEN_Pos (12U)
18286#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)
18287#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk
18288#define SDMMC_CMD_DTHOLD_Pos (13U)
18289#define SDMMC_CMD_DTHOLD_Msk (0x1UL << SDMMC_CMD_DTHOLD_Pos)
18290#define SDMMC_CMD_DTHOLD SDMMC_CMD_DTHOLD_Msk
18291#define SDMMC_CMD_BOOTMODE_Pos (14U)
18292#define SDMMC_CMD_BOOTMODE_Msk (0x1UL << SDMMC_CMD_BOOTMODE_Pos)
18293#define SDMMC_CMD_BOOTMODE SDMMC_CMD_BOOTMODE_Msk
18294#define SDMMC_CMD_BOOTEN_Pos (15U)
18295#define SDMMC_CMD_BOOTEN_Msk (0x1UL << SDMMC_CMD_BOOTEN_Pos)
18296#define SDMMC_CMD_BOOTEN SDMMC_CMD_BOOTEN_Msk
18297#define SDMMC_CMD_CMDSUSPEND_Pos (16U)
18298#define SDMMC_CMD_CMDSUSPEND_Msk (0x1UL << SDMMC_CMD_CMDSUSPEND_Pos)
18299#define SDMMC_CMD_CMDSUSPEND SDMMC_CMD_CMDSUSPEND_Msk
18301/***************** Bit definition for SDMMC_RESPCMD register *****************/
18302#define SDMMC_RESPCMD_RESPCMD_Pos (0U)
18303#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)
18304#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk
18306/****************** Bit definition for SDMMC_RESP0 register ******************/
18307#define SDMMC_RESP0_CARDSTATUS0_Pos (0U)
18308#define SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)
18309#define SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk
18311/****************** Bit definition for SDMMC_RESP1 register ******************/
18312#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)
18313#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)
18314#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk
18316/****************** Bit definition for SDMMC_RESP2 register ******************/
18317#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)
18318#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)
18319#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk
18321/****************** Bit definition for SDMMC_RESP3 register ******************/
18322#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)
18323#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)
18324#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk
18326/****************** Bit definition for SDMMC_RESP4 register ******************/
18327#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)
18328#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)
18329#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk
18331/****************** Bit definition for SDMMC_DTIMER register *****************/
18332#define SDMMC_DTIMER_DATATIME_Pos (0U)
18333#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)
18334#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk
18336/****************** Bit definition for SDMMC_DLEN register *******************/
18337#define SDMMC_DLEN_DATALENGTH_Pos (0U)
18338#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)
18339#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk
18341/****************** Bit definition for SDMMC_DCTRL register ******************/
18342#define SDMMC_DCTRL_DTEN_Pos (0U)
18343#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)
18344#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk
18345#define SDMMC_DCTRL_DTDIR_Pos (1U)
18346#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)
18347#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk
18348#define SDMMC_DCTRL_DTMODE_Pos (2U)
18349#define SDMMC_DCTRL_DTMODE_Msk (0x3UL << SDMMC_DCTRL_DTMODE_Pos)
18350#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk
18351#define SDMMC_DCTRL_DTMODE_0 (0x1UL << SDMMC_DCTRL_DTMODE_Pos)
18352#define SDMMC_DCTRL_DTMODE_1 (0x2UL << SDMMC_DCTRL_DTMODE_Pos)
18354#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)
18355#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
18356#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk
18357#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
18358#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
18359#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
18360#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)
18362#define SDMMC_DCTRL_RWSTART_Pos (8U)
18363#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)
18364#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk
18365#define SDMMC_DCTRL_RWSTOP_Pos (9U)
18366#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)
18367#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk
18368#define SDMMC_DCTRL_RWMOD_Pos (10U)
18369#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)
18370#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk
18371#define SDMMC_DCTRL_SDIOEN_Pos (11U)
18372#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)
18373#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk
18374#define SDMMC_DCTRL_BOOTACKEN_Pos (12U)
18375#define SDMMC_DCTRL_BOOTACKEN_Msk (0x1UL << SDMMC_DCTRL_BOOTACKEN_Pos)
18376#define SDMMC_DCTRL_BOOTACKEN SDMMC_DCTRL_BOOTACKEN_Msk
18377#define SDMMC_DCTRL_FIFORST_Pos (13U)
18378#define SDMMC_DCTRL_FIFORST_Msk (0x1UL << SDMMC_DCTRL_FIFORST_Pos)
18379#define SDMMC_DCTRL_FIFORST SDMMC_DCTRL_FIFORST_Msk
18381/****************** Bit definition for SDMMC_DCOUNT register *****************/
18382#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)
18383#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)
18384#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk
18386/****************** Bit definition for SDMMC_STA register ********************/
18387#define SDMMC_STA_CCRCFAIL_Pos (0U)
18388#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)
18389#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk
18390#define SDMMC_STA_DCRCFAIL_Pos (1U)
18391#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)
18392#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk
18393#define SDMMC_STA_CTIMEOUT_Pos (2U)
18394#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)
18395#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk
18396#define SDMMC_STA_DTIMEOUT_Pos (3U)
18397#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)
18398#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk
18399#define SDMMC_STA_TXUNDERR_Pos (4U)
18400#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)
18401#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk
18402#define SDMMC_STA_RXOVERR_Pos (5U)
18403#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)
18404#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk
18405#define SDMMC_STA_CMDREND_Pos (6U)
18406#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)
18407#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk
18408#define SDMMC_STA_CMDSENT_Pos (7U)
18409#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)
18410#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk
18411#define SDMMC_STA_DATAEND_Pos (8U)
18412#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)
18413#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk
18414#define SDMMC_STA_DHOLD_Pos (9U)
18415#define SDMMC_STA_DHOLD_Msk (0x1UL << SDMMC_STA_DHOLD_Pos)
18416#define SDMMC_STA_DHOLD SDMMC_STA_DHOLD_Msk
18417#define SDMMC_STA_DBCKEND_Pos (10U)
18418#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)
18419#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk
18420#define SDMMC_STA_DABORT_Pos (11U)
18421#define SDMMC_STA_DABORT_Msk (0x1UL << SDMMC_STA_DABORT_Pos)
18422#define SDMMC_STA_DABORT SDMMC_STA_DABORT_Msk
18423#define SDMMC_STA_DPSMACT_Pos (12U)
18424#define SDMMC_STA_DPSMACT_Msk (0x1UL << SDMMC_STA_DPSMACT_Pos)
18425#define SDMMC_STA_DPSMACT SDMMC_STA_DPSMACT_Msk
18426#define SDMMC_STA_CPSMACT_Pos (13U)
18427#define SDMMC_STA_CPSMACT_Msk (0x1UL << SDMMC_STA_CPSMACT_Pos)
18428#define SDMMC_STA_CPSMACT SDMMC_STA_CPSMACT_Msk
18429#define SDMMC_STA_TXFIFOHE_Pos (14U)
18430#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)
18431#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk
18432#define SDMMC_STA_RXFIFOHF_Pos (15U)
18433#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)
18434#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk
18435#define SDMMC_STA_TXFIFOF_Pos (16U)
18436#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)
18437#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk
18438#define SDMMC_STA_RXFIFOF_Pos (17U)
18439#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)
18440#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk
18441#define SDMMC_STA_TXFIFOE_Pos (18U)
18442#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)
18443#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk
18444#define SDMMC_STA_RXFIFOE_Pos (19U)
18445#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)
18446#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk
18447#define SDMMC_STA_BUSYD0_Pos (20U)
18448#define SDMMC_STA_BUSYD0_Msk (0x1UL << SDMMC_STA_BUSYD0_Pos)
18449#define SDMMC_STA_BUSYD0 SDMMC_STA_BUSYD0_Msk
18450#define SDMMC_STA_BUSYD0END_Pos (21U)
18451#define SDMMC_STA_BUSYD0END_Msk (0x1UL << SDMMC_STA_BUSYD0END_Pos)
18452#define SDMMC_STA_BUSYD0END SDMMC_STA_BUSYD0END_Msk
18453#define SDMMC_STA_SDIOIT_Pos (22U)
18454#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)
18455#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk
18456#define SDMMC_STA_ACKFAIL_Pos (23U)
18457#define SDMMC_STA_ACKFAIL_Msk (0x1UL << SDMMC_STA_ACKFAIL_Pos)
18458#define SDMMC_STA_ACKFAIL SDMMC_STA_ACKFAIL_Msk
18459#define SDMMC_STA_ACKTIMEOUT_Pos (24U)
18460#define SDMMC_STA_ACKTIMEOUT_Msk (0x1UL << SDMMC_STA_ACKTIMEOUT_Pos)
18461#define SDMMC_STA_ACKTIMEOUT SDMMC_STA_ACKTIMEOUT_Msk
18462#define SDMMC_STA_VSWEND_Pos (25U)
18463#define SDMMC_STA_VSWEND_Msk (0x1UL << SDMMC_STA_VSWEND_Pos)
18464#define SDMMC_STA_VSWEND SDMMC_STA_VSWEND_Msk
18465#define SDMMC_STA_CKSTOP_Pos (26U)
18466#define SDMMC_STA_CKSTOP_Msk (0x1UL << SDMMC_STA_CKSTOP_Pos)
18467#define SDMMC_STA_CKSTOP SDMMC_STA_CKSTOP_Msk
18468#define SDMMC_STA_IDMATE_Pos (27U)
18469#define SDMMC_STA_IDMATE_Msk (0x1UL << SDMMC_STA_IDMATE_Pos)
18470#define SDMMC_STA_IDMATE SDMMC_STA_IDMATE_Msk
18471#define SDMMC_STA_IDMABTC_Pos (28U)
18472#define SDMMC_STA_IDMABTC_Msk (0x1UL << SDMMC_STA_IDMABTC_Pos)
18473#define SDMMC_STA_IDMABTC SDMMC_STA_IDMABTC_Msk
18475/******************* Bit definition for SDMMC_ICR register *******************/
18476#define SDMMC_ICR_CCRCFAILC_Pos (0U)
18477#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)
18478#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk
18479#define SDMMC_ICR_DCRCFAILC_Pos (1U)
18480#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)
18481#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk
18482#define SDMMC_ICR_CTIMEOUTC_Pos (2U)
18483#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)
18484#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk
18485#define SDMMC_ICR_DTIMEOUTC_Pos (3U)
18486#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)
18487#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk
18488#define SDMMC_ICR_TXUNDERRC_Pos (4U)
18489#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)
18490#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk
18491#define SDMMC_ICR_RXOVERRC_Pos (5U)
18492#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)
18493#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk
18494#define SDMMC_ICR_CMDRENDC_Pos (6U)
18495#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)
18496#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk
18497#define SDMMC_ICR_CMDSENTC_Pos (7U)
18498#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)
18499#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk
18500#define SDMMC_ICR_DATAENDC_Pos (8U)
18501#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)
18502#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk
18503#define SDMMC_ICR_DHOLDC_Pos (9U)
18504#define SDMMC_ICR_DHOLDC_Msk (0x1UL << SDMMC_ICR_DHOLDC_Pos)
18505#define SDMMC_ICR_DHOLDC SDMMC_ICR_DHOLDC_Msk
18506#define SDMMC_ICR_DBCKENDC_Pos (10U)
18507#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)
18508#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk
18509#define SDMMC_ICR_DABORTC_Pos (11U)
18510#define SDMMC_ICR_DABORTC_Msk (0x1UL << SDMMC_ICR_DABORTC_Pos)
18511#define SDMMC_ICR_DABORTC SDMMC_ICR_DABORTC_Msk
18512#define SDMMC_ICR_BUSYD0ENDC_Pos (21U)
18513#define SDMMC_ICR_BUSYD0ENDC_Msk (0x1UL << SDMMC_ICR_BUSYD0ENDC_Pos)
18514#define SDMMC_ICR_BUSYD0ENDC SDMMC_ICR_BUSYD0ENDC_Msk
18515#define SDMMC_ICR_SDIOITC_Pos (22U)
18516#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)
18517#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk
18518#define SDMMC_ICR_ACKFAILC_Pos (23U)
18519#define SDMMC_ICR_ACKFAILC_Msk (0x1UL << SDMMC_ICR_ACKFAILC_Pos)
18520#define SDMMC_ICR_ACKFAILC SDMMC_ICR_ACKFAILC_Msk
18521#define SDMMC_ICR_ACKTIMEOUTC_Pos (24U)
18522#define SDMMC_ICR_ACKTIMEOUTC_Msk (0x1UL << SDMMC_ICR_ACKTIMEOUTC_Pos)
18523#define SDMMC_ICR_ACKTIMEOUTC SDMMC_ICR_ACKTIMEOUTC_Msk
18524#define SDMMC_ICR_VSWENDC_Pos (25U)
18525#define SDMMC_ICR_VSWENDC_Msk (0x1UL << SDMMC_ICR_VSWENDC_Pos)
18526#define SDMMC_ICR_VSWENDC SDMMC_ICR_VSWENDC_Msk
18527#define SDMMC_ICR_CKSTOPC_Pos (26U)
18528#define SDMMC_ICR_CKSTOPC_Msk (0x1UL << SDMMC_ICR_CKSTOPC_Pos)
18529#define SDMMC_ICR_CKSTOPC SDMMC_ICR_CKSTOPC_Msk
18530#define SDMMC_ICR_IDMATEC_Pos (27U)
18531#define SDMMC_ICR_IDMATEC_Msk (0x1UL << SDMMC_ICR_IDMATEC_Pos)
18532#define SDMMC_ICR_IDMATEC SDMMC_ICR_IDMATEC_Msk
18533#define SDMMC_ICR_IDMABTCC_Pos (28U)
18534#define SDMMC_ICR_IDMABTCC_Msk (0x1UL << SDMMC_ICR_IDMABTCC_Pos)
18535#define SDMMC_ICR_IDMABTCC SDMMC_ICR_IDMABTCC_Msk
18537/****************** Bit definition for SDMMC_MASK register *******************/
18538#define SDMMC_MASK_CCRCFAILIE_Pos (0U)
18539#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)
18540#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk
18541#define SDMMC_MASK_DCRCFAILIE_Pos (1U)
18542#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)
18543#define SDMMC_MASK_DCRCFAILIE SDMMC_MASK_DCRCFAILIE_Msk
18544#define SDMMC_MASK_CTIMEOUTIE_Pos (2U)
18545#define SDMMC_MASK_CTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_CTIMEOUTIE_Pos)
18546#define SDMMC_MASK_CTIMEOUTIE SDMMC_MASK_CTIMEOUTIE_Msk
18547#define SDMMC_MASK_DTIMEOUTIE_Pos (3U)
18548#define SDMMC_MASK_DTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_DTIMEOUTIE_Pos)
18549#define SDMMC_MASK_DTIMEOUTIE SDMMC_MASK_DTIMEOUTIE_Msk
18550#define SDMMC_MASK_TXUNDERRIE_Pos (4U)
18551#define SDMMC_MASK_TXUNDERRIE_Msk (0x1UL << SDMMC_MASK_TXUNDERRIE_Pos)
18552#define SDMMC_MASK_TXUNDERRIE SDMMC_MASK_TXUNDERRIE_Msk
18553#define SDMMC_MASK_RXOVERRIE_Pos (5U)
18554#define SDMMC_MASK_RXOVERRIE_Msk (0x1UL << SDMMC_MASK_RXOVERRIE_Pos)
18555#define SDMMC_MASK_RXOVERRIE SDMMC_MASK_RXOVERRIE_Msk
18556#define SDMMC_MASK_CMDRENDIE_Pos (6U)
18557#define SDMMC_MASK_CMDRENDIE_Msk (0x1UL << SDMMC_MASK_CMDRENDIE_Pos)
18558#define SDMMC_MASK_CMDRENDIE SDMMC_MASK_CMDRENDIE_Msk
18559#define SDMMC_MASK_CMDSENTIE_Pos (7U)
18560#define SDMMC_MASK_CMDSENTIE_Msk (0x1UL << SDMMC_MASK_CMDSENTIE_Pos)
18561#define SDMMC_MASK_CMDSENTIE SDMMC_MASK_CMDSENTIE_Msk
18562#define SDMMC_MASK_DATAENDIE_Pos (8U)
18563#define SDMMC_MASK_DATAENDIE_Msk (0x1UL << SDMMC_MASK_DATAENDIE_Pos)
18564#define SDMMC_MASK_DATAENDIE SDMMC_MASK_DATAENDIE_Msk
18565#define SDMMC_MASK_DHOLDIE_Pos (9U)
18566#define SDMMC_MASK_DHOLDIE_Msk (0x1UL << SDMMC_MASK_DHOLDIE_Pos)
18567#define SDMMC_MASK_DHOLDIE SDMMC_MASK_DHOLDIE_Msk
18568#define SDMMC_MASK_DBCKENDIE_Pos (10U)
18569#define SDMMC_MASK_DBCKENDIE_Msk (0x1UL << SDMMC_MASK_DBCKENDIE_Pos)
18570#define SDMMC_MASK_DBCKENDIE SDMMC_MASK_DBCKENDIE_Msk
18571#define SDMMC_MASK_DABORTIE_Pos (11U)
18572#define SDMMC_MASK_DABORTIE_Msk (0x1UL << SDMMC_MASK_DABORTIE_Pos)
18573#define SDMMC_MASK_DABORTIE SDMMC_MASK_DABORTIE_Msk
18575#define SDMMC_MASK_TXFIFOHEIE_Pos (14U)
18576#define SDMMC_MASK_TXFIFOHEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOHEIE_Pos)
18577#define SDMMC_MASK_TXFIFOHEIE SDMMC_MASK_TXFIFOHEIE_Msk
18578#define SDMMC_MASK_RXFIFOHFIE_Pos (15U)
18579#define SDMMC_MASK_RXFIFOHFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOHFIE_Pos)
18580#define SDMMC_MASK_RXFIFOHFIE SDMMC_MASK_RXFIFOHFIE_Msk
18582#define SDMMC_MASK_RXFIFOFIE_Pos (17U)
18583#define SDMMC_MASK_RXFIFOFIE_Msk (0x1UL << SDMMC_MASK_RXFIFOFIE_Pos)
18584#define SDMMC_MASK_RXFIFOFIE SDMMC_MASK_RXFIFOFIE_Msk
18585#define SDMMC_MASK_TXFIFOEIE_Pos (18U)
18586#define SDMMC_MASK_TXFIFOEIE_Msk (0x1UL << SDMMC_MASK_TXFIFOEIE_Pos)
18587#define SDMMC_MASK_TXFIFOEIE SDMMC_MASK_TXFIFOEIE_Msk
18589#define SDMMC_MASK_BUSYD0ENDIE_Pos (21U)
18590#define SDMMC_MASK_BUSYD0ENDIE_Msk (0x1UL << SDMMC_MASK_BUSYD0ENDIE_Pos)
18591#define SDMMC_MASK_BUSYD0ENDIE SDMMC_MASK_BUSYD0ENDIE_Msk
18592#define SDMMC_MASK_SDIOITIE_Pos (22U)
18593#define SDMMC_MASK_SDIOITIE_Msk (0x1UL << SDMMC_MASK_SDIOITIE_Pos)
18594#define SDMMC_MASK_SDIOITIE SDMMC_MASK_SDIOITIE_Msk
18595#define SDMMC_MASK_ACKFAILIE_Pos (23U)
18596#define SDMMC_MASK_ACKFAILIE_Msk (0x1UL << SDMMC_MASK_ACKFAILIE_Pos)
18597#define SDMMC_MASK_ACKFAILIE SDMMC_MASK_ACKFAILIE_Msk
18598#define SDMMC_MASK_ACKTIMEOUTIE_Pos (24U)
18599#define SDMMC_MASK_ACKTIMEOUTIE_Msk (0x1UL << SDMMC_MASK_ACKTIMEOUTIE_Pos)
18600#define SDMMC_MASK_ACKTIMEOUTIE SDMMC_MASK_ACKTIMEOUTIE_Msk
18601#define SDMMC_MASK_VSWENDIE_Pos (25U)
18602#define SDMMC_MASK_VSWENDIE_Msk (0x1UL << SDMMC_MASK_VSWENDIE_Pos)
18603#define SDMMC_MASK_VSWENDIE SDMMC_MASK_VSWENDIE_Msk
18604#define SDMMC_MASK_CKSTOPIE_Pos (26U)
18605#define SDMMC_MASK_CKSTOPIE_Msk (0x1UL << SDMMC_MASK_CKSTOPIE_Pos)
18606#define SDMMC_MASK_CKSTOPIE SDMMC_MASK_CKSTOPIE_Msk
18607#define SDMMC_MASK_IDMABTCIE_Pos (28U)
18608#define SDMMC_MASK_IDMABTCIE_Msk (0x1UL << SDMMC_MASK_IDMABTCIE_Pos)
18609#define SDMMC_MASK_IDMABTCIE SDMMC_MASK_IDMABTCIE_Msk
18611/***************** Bit definition for SDMMC_ACKTIME register *****************/
18612#define SDMMC_ACKTIME_ACKTIME_Pos (0U)
18613#define SDMMC_ACKTIME_ACKTIME_Msk (0x1FFFFFFUL << SDMMC_ACKTIME_ACKTIME_Pos)
18614#define SDMMC_ACKTIME_ACKTIME SDMMC_ACKTIME_ACKTIME_Msk
18616/****************** Bit definition for SDMMC_FIFO register *******************/
18617#define SDMMC_FIFO_FIFODATA_Pos (0U)
18618#define SDMMC_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDMMC_FIFO_FIFODATA_Pos)
18619#define SDMMC_FIFO_FIFODATA SDMMC_FIFO_FIFODATA_Msk
18621/****************** Bit definition for SDMMC_IDMACTRL register ****************/
18622#define SDMMC_IDMA_IDMAEN_Pos (0U)
18623#define SDMMC_IDMA_IDMAEN_Msk (0x1UL << SDMMC_IDMA_IDMAEN_Pos)
18624#define SDMMC_IDMA_IDMAEN SDMMC_IDMA_IDMAEN_Msk
18625#define SDMMC_IDMA_IDMABMODE_Pos (1U)
18626#define SDMMC_IDMA_IDMABMODE_Msk (0x1UL << SDMMC_IDMA_IDMABMODE_Pos)
18627#define SDMMC_IDMA_IDMABMODE SDMMC_IDMA_IDMABMODE_Msk
18628#define SDMMC_IDMA_IDMABACT_Pos (2U)
18629#define SDMMC_IDMA_IDMABACT_Msk (0x1UL << SDMMC_IDMA_IDMABACT_Pos)
18630#define SDMMC_IDMA_IDMABACT SDMMC_IDMA_IDMABACT_Msk
18632/***************** Bit definition for SDMMC_IDMABSIZE register ***************/
18633#define SDMMC_IDMABSIZE_IDMABNDT_Pos (5U)
18634#define SDMMC_IDMABSIZE_IDMABNDT_Msk (0xFFUL << SDMMC_IDMABSIZE_IDMABNDT_Pos)
18635#define SDMMC_IDMABSIZE_IDMABNDT SDMMC_IDMABSIZE_IDMABNDT_Msk
18637/***************** Bit definition for SDMMC_IDMABASE0 register ***************/
18638#define SDMMC_IDMABASE0_IDMABASE0 (0xFFFFFFFFU)
18640/***************** Bit definition for SDMMC_IDMABASE1 register ***************/
18641#define SDMMC_IDMABASE1_IDMABASE1 (0xFFFFFFFFU)
18643/******************************************************************************/
18644/* */
18645/* Delay Block Interface (DLYB) */
18646/* */
18647/******************************************************************************/
18648/******************* Bit definition for DLYB_CR register ********************/
18649#define DLYB_CR_DEN_Pos (0U)
18650#define DLYB_CR_DEN_Msk (0x1UL << DLYB_CR_DEN_Pos)
18651#define DLYB_CR_DEN DLYB_CR_DEN_Msk
18652#define DLYB_CR_SEN_Pos (1U)
18653#define DLYB_CR_SEN_Msk (0x1UL << DLYB_CR_SEN_Pos)
18654#define DLYB_CR_SEN DLYB_CR_SEN_Msk
18657/******************* Bit definition for DLYB_CFGR register ********************/
18658#define DLYB_CFGR_SEL_Pos (0U)
18659#define DLYB_CFGR_SEL_Msk (0xFUL << DLYB_CFGR_SEL_Pos)
18660#define DLYB_CFGR_SEL DLYB_CFGR_SEL_Msk
18661#define DLYB_CFGR_SEL_0 (0x1UL << DLYB_CFGR_SEL_Pos)
18662#define DLYB_CFGR_SEL_1 (0x2UL << DLYB_CFGR_SEL_Pos)
18663#define DLYB_CFGR_SEL_2 (0x3UL << DLYB_CFGR_SEL_Pos)
18664#define DLYB_CFGR_SEL_3 (0x8UL << DLYB_CFGR_SEL_Pos)
18666#define DLYB_CFGR_UNIT_Pos (8U)
18667#define DLYB_CFGR_UNIT_Msk (0x7FUL << DLYB_CFGR_UNIT_Pos)
18668#define DLYB_CFGR_UNIT DLYB_CFGR_UNIT_Msk
18669#define DLYB_CFGR_UNIT_0 (0x01UL << DLYB_CFGR_UNIT_Pos)
18670#define DLYB_CFGR_UNIT_1 (0x02UL << DLYB_CFGR_UNIT_Pos)
18671#define DLYB_CFGR_UNIT_2 (0x04UL << DLYB_CFGR_UNIT_Pos)
18672#define DLYB_CFGR_UNIT_3 (0x08UL << DLYB_CFGR_UNIT_Pos)
18673#define DLYB_CFGR_UNIT_4 (0x10UL << DLYB_CFGR_UNIT_Pos)
18674#define DLYB_CFGR_UNIT_5 (0x20UL << DLYB_CFGR_UNIT_Pos)
18675#define DLYB_CFGR_UNIT_6 (0x40UL << DLYB_CFGR_UNIT_Pos)
18677#define DLYB_CFGR_LNG_Pos (16U)
18678#define DLYB_CFGR_LNG_Msk (0xFFFUL << DLYB_CFGR_LNG_Pos)
18679#define DLYB_CFGR_LNG DLYB_CFGR_LNG_Msk
18680#define DLYB_CFGR_LNG_0 (0x001UL << DLYB_CFGR_LNG_Pos)
18681#define DLYB_CFGR_LNG_1 (0x002UL << DLYB_CFGR_LNG_Pos)
18682#define DLYB_CFGR_LNG_2 (0x004UL << DLYB_CFGR_LNG_Pos)
18683#define DLYB_CFGR_LNG_3 (0x008UL << DLYB_CFGR_LNG_Pos)
18684#define DLYB_CFGR_LNG_4 (0x010UL << DLYB_CFGR_LNG_Pos)
18685#define DLYB_CFGR_LNG_5 (0x020UL << DLYB_CFGR_LNG_Pos)
18686#define DLYB_CFGR_LNG_6 (0x040UL << DLYB_CFGR_LNG_Pos)
18687#define DLYB_CFGR_LNG_7 (0x080UL << DLYB_CFGR_LNG_Pos)
18688#define DLYB_CFGR_LNG_8 (0x100UL << DLYB_CFGR_LNG_Pos)
18689#define DLYB_CFGR_LNG_9 (0x200UL << DLYB_CFGR_LNG_Pos)
18690#define DLYB_CFGR_LNG_10 (0x400UL << DLYB_CFGR_LNG_Pos)
18691#define DLYB_CFGR_LNG_11 (0x800UL << DLYB_CFGR_LNG_Pos)
18693#define DLYB_CFGR_LNGF_Pos (31U)
18694#define DLYB_CFGR_LNGF_Msk (0x1UL << DLYB_CFGR_LNGF_Pos)
18695#define DLYB_CFGR_LNGF DLYB_CFGR_LNGF_Msk
18697/******************************************************************************/
18698/* */
18699/* Serial Peripheral Interface (SPI/I2S) */
18700/* */
18701/******************************************************************************/
18702/******************* Bit definition for SPI_CR1 register ********************/
18703#define SPI_CR1_SPE_Pos (0U)
18704#define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)
18705#define SPI_CR1_SPE SPI_CR1_SPE_Msk
18706#define SPI_CR1_MASRX_Pos (8U)
18707#define SPI_CR1_MASRX_Msk (0x1UL << SPI_CR1_MASRX_Pos)
18708#define SPI_CR1_MASRX SPI_CR1_MASRX_Msk
18709#define SPI_CR1_CSTART_Pos (9U)
18710#define SPI_CR1_CSTART_Msk (0x1UL << SPI_CR1_CSTART_Pos)
18711#define SPI_CR1_CSTART SPI_CR1_CSTART_Msk
18712#define SPI_CR1_CSUSP_Pos (10U)
18713#define SPI_CR1_CSUSP_Msk (0x1UL << SPI_CR1_CSUSP_Pos)
18714#define SPI_CR1_CSUSP SPI_CR1_CSUSP_Msk
18715#define SPI_CR1_HDDIR_Pos (11U)
18716#define SPI_CR1_HDDIR_Msk (0x1UL << SPI_CR1_HDDIR_Pos)
18717#define SPI_CR1_HDDIR SPI_CR1_HDDIR_Msk
18718#define SPI_CR1_SSI_Pos (12U)
18719#define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)
18720#define SPI_CR1_SSI SPI_CR1_SSI_Msk
18721#define SPI_CR1_CRC33_17_Pos (13U)
18722#define SPI_CR1_CRC33_17_Msk (0x1UL << SPI_CR1_CRC33_17_Pos)
18723#define SPI_CR1_CRC33_17 SPI_CR1_CRC33_17_Msk
18724#define SPI_CR1_RCRCINI_Pos (14U)
18725#define SPI_CR1_RCRCINI_Msk (0x1UL << SPI_CR1_RCRCINI_Pos)
18726#define SPI_CR1_RCRCINI SPI_CR1_RCRCINI_Msk
18727#define SPI_CR1_TCRCINI_Pos (15U)
18728#define SPI_CR1_TCRCINI_Msk (0x1UL << SPI_CR1_TCRCINI_Pos)
18729#define SPI_CR1_TCRCINI SPI_CR1_TCRCINI_Msk
18730#define SPI_CR1_IOLOCK_Pos (16U)
18731#define SPI_CR1_IOLOCK_Msk (0x1UL << SPI_CR1_IOLOCK_Pos)
18732#define SPI_CR1_IOLOCK SPI_CR1_IOLOCK_Msk
18734/******************* Bit definition for SPI_CR2 register ********************/
18735#define SPI_CR2_TSER_Pos (16U)
18736#define SPI_CR2_TSER_Msk (0xFFFFUL << SPI_CR2_TSER_Pos)
18737#define SPI_CR2_TSER SPI_CR2_TSER_Msk
18738#define SPI_CR2_TSIZE_Pos (0U)
18739#define SPI_CR2_TSIZE_Msk (0xFFFFUL << SPI_CR2_TSIZE_Pos)
18740#define SPI_CR2_TSIZE SPI_CR2_TSIZE_Msk
18742/******************* Bit definition for SPI_CFG1 register ********************/
18743#define SPI_CFG1_DSIZE_Pos (0U)
18744#define SPI_CFG1_DSIZE_Msk (0x1FUL << SPI_CFG1_DSIZE_Pos)
18745#define SPI_CFG1_DSIZE SPI_CFG1_DSIZE_Msk
18746#define SPI_CFG1_DSIZE_0 (0x01UL << SPI_CFG1_DSIZE_Pos)
18747#define SPI_CFG1_DSIZE_1 (0x02UL << SPI_CFG1_DSIZE_Pos)
18748#define SPI_CFG1_DSIZE_2 (0x04UL << SPI_CFG1_DSIZE_Pos)
18749#define SPI_CFG1_DSIZE_3 (0x08UL << SPI_CFG1_DSIZE_Pos)
18750#define SPI_CFG1_DSIZE_4 (0x10UL << SPI_CFG1_DSIZE_Pos)
18752#define SPI_CFG1_FTHLV_Pos (5U)
18753#define SPI_CFG1_FTHLV_Msk (0xFUL << SPI_CFG1_FTHLV_Pos)
18754#define SPI_CFG1_FTHLV SPI_CFG1_FTHLV_Msk
18755#define SPI_CFG1_FTHLV_0 (0x1UL << SPI_CFG1_FTHLV_Pos)
18756#define SPI_CFG1_FTHLV_1 (0x2UL << SPI_CFG1_FTHLV_Pos)
18757#define SPI_CFG1_FTHLV_2 (0x4UL << SPI_CFG1_FTHLV_Pos)
18758#define SPI_CFG1_FTHLV_3 (0x8UL << SPI_CFG1_FTHLV_Pos)
18760#define SPI_CFG1_UDRCFG_Pos (9U)
18761#define SPI_CFG1_UDRCFG_Msk (0x3UL << SPI_CFG1_UDRCFG_Pos)
18762#define SPI_CFG1_UDRCFG SPI_CFG1_UDRCFG_Msk
18763#define SPI_CFG1_UDRCFG_0 (0x1UL << SPI_CFG1_UDRCFG_Pos)
18764#define SPI_CFG1_UDRCFG_1 (0x2UL << SPI_CFG1_UDRCFG_Pos)
18767#define SPI_CFG1_UDRDET_Pos (11U)
18768#define SPI_CFG1_UDRDET_Msk (0x3UL << SPI_CFG1_UDRDET_Pos)
18769#define SPI_CFG1_UDRDET SPI_CFG1_UDRDET_Msk
18770#define SPI_CFG1_UDRDET_0 (0x1UL << SPI_CFG1_UDRDET_Pos)
18771#define SPI_CFG1_UDRDET_1 (0x2UL << SPI_CFG1_UDRDET_Pos)
18773#define SPI_CFG1_RXDMAEN_Pos (14U)
18774#define SPI_CFG1_RXDMAEN_Msk (0x1UL << SPI_CFG1_RXDMAEN_Pos)
18775#define SPI_CFG1_RXDMAEN SPI_CFG1_RXDMAEN_Msk
18776#define SPI_CFG1_TXDMAEN_Pos (15U)
18777#define SPI_CFG1_TXDMAEN_Msk (0x1UL << SPI_CFG1_TXDMAEN_Pos)
18778#define SPI_CFG1_TXDMAEN SPI_CFG1_TXDMAEN_Msk
18780#define SPI_CFG1_CRCSIZE_Pos (16U)
18781#define SPI_CFG1_CRCSIZE_Msk (0x1FUL << SPI_CFG1_CRCSIZE_Pos)
18782#define SPI_CFG1_CRCSIZE SPI_CFG1_CRCSIZE_Msk
18783#define SPI_CFG1_CRCSIZE_0 (0x01UL << SPI_CFG1_CRCSIZE_Pos)
18784#define SPI_CFG1_CRCSIZE_1 (0x02UL << SPI_CFG1_CRCSIZE_Pos)
18785#define SPI_CFG1_CRCSIZE_2 (0x04UL << SPI_CFG1_CRCSIZE_Pos)
18786#define SPI_CFG1_CRCSIZE_3 (0x08UL << SPI_CFG1_CRCSIZE_Pos)
18787#define SPI_CFG1_CRCSIZE_4 (0x10UL << SPI_CFG1_CRCSIZE_Pos)
18789#define SPI_CFG1_CRCEN_Pos (22U)
18790#define SPI_CFG1_CRCEN_Msk (0x1UL << SPI_CFG1_CRCEN_Pos)
18791#define SPI_CFG1_CRCEN SPI_CFG1_CRCEN_Msk
18793#define SPI_CFG1_MBR_Pos (28U)
18794#define SPI_CFG1_MBR_Msk (0x7UL << SPI_CFG1_MBR_Pos)
18795#define SPI_CFG1_MBR SPI_CFG1_MBR_Msk
18796#define SPI_CFG1_MBR_0 (0x1UL << SPI_CFG1_MBR_Pos)
18797#define SPI_CFG1_MBR_1 (0x2UL << SPI_CFG1_MBR_Pos)
18798#define SPI_CFG1_MBR_2 (0x4UL << SPI_CFG1_MBR_Pos)
18800/******************* Bit definition for SPI_CFG2 register ********************/
18801#define SPI_CFG2_MSSI_Pos (0U)
18802#define SPI_CFG2_MSSI_Msk (0xFUL << SPI_CFG2_MSSI_Pos)
18803#define SPI_CFG2_MSSI SPI_CFG2_MSSI_Msk
18804#define SPI_CFG2_MSSI_0 (0x1UL << SPI_CFG2_MSSI_Pos)
18805#define SPI_CFG2_MSSI_1 (0x2UL << SPI_CFG2_MSSI_Pos)
18806#define SPI_CFG2_MSSI_2 (0x4UL << SPI_CFG2_MSSI_Pos)
18807#define SPI_CFG2_MSSI_3 (0x8UL << SPI_CFG2_MSSI_Pos)
18809#define SPI_CFG2_MIDI_Pos (4U)
18810#define SPI_CFG2_MIDI_Msk (0xFUL << SPI_CFG2_MIDI_Pos)
18811#define SPI_CFG2_MIDI SPI_CFG2_MIDI_Msk
18812#define SPI_CFG2_MIDI_0 (0x1UL << SPI_CFG2_MIDI_Pos)
18813#define SPI_CFG2_MIDI_1 (0x2UL << SPI_CFG2_MIDI_Pos)
18814#define SPI_CFG2_MIDI_2 (0x4UL << SPI_CFG2_MIDI_Pos)
18815#define SPI_CFG2_MIDI_3 (0x8UL << SPI_CFG2_MIDI_Pos)
18817#define SPI_CFG2_IOSWP_Pos (15U)
18818#define SPI_CFG2_IOSWP_Msk (0x1UL << SPI_CFG2_IOSWP_Pos)
18819#define SPI_CFG2_IOSWP SPI_CFG2_IOSWP_Msk
18821#define SPI_CFG2_COMM_Pos (17U)
18822#define SPI_CFG2_COMM_Msk (0x3UL << SPI_CFG2_COMM_Pos)
18823#define SPI_CFG2_COMM SPI_CFG2_COMM_Msk
18824#define SPI_CFG2_COMM_0 (0x1UL << SPI_CFG2_COMM_Pos)
18825#define SPI_CFG2_COMM_1 (0x2UL << SPI_CFG2_COMM_Pos)
18827#define SPI_CFG2_SP_Pos (19U)
18828#define SPI_CFG2_SP_Msk (0x7UL << SPI_CFG2_SP_Pos)
18829#define SPI_CFG2_SP SPI_CFG2_SP_Msk
18830#define SPI_CFG2_SP_0 (0x1UL << SPI_CFG2_SP_Pos)
18831#define SPI_CFG2_SP_1 (0x2UL << SPI_CFG2_SP_Pos)
18832#define SPI_CFG2_SP_2 (0x4UL << SPI_CFG2_SP_Pos)
18834#define SPI_CFG2_MASTER_Pos (22U)
18835#define SPI_CFG2_MASTER_Msk (0x1UL << SPI_CFG2_MASTER_Pos)
18836#define SPI_CFG2_MASTER SPI_CFG2_MASTER_Msk
18837#define SPI_CFG2_LSBFRST_Pos (23U)
18838#define SPI_CFG2_LSBFRST_Msk (0x1UL << SPI_CFG2_LSBFRST_Pos)
18839#define SPI_CFG2_LSBFRST SPI_CFG2_LSBFRST_Msk
18840#define SPI_CFG2_CPHA_Pos (24U)
18841#define SPI_CFG2_CPHA_Msk (0x1UL << SPI_CFG2_CPHA_Pos)
18842#define SPI_CFG2_CPHA SPI_CFG2_CPHA_Msk
18843#define SPI_CFG2_CPOL_Pos (25U)
18844#define SPI_CFG2_CPOL_Msk (0x1UL << SPI_CFG2_CPOL_Pos)
18845#define SPI_CFG2_CPOL SPI_CFG2_CPOL_Msk
18846#define SPI_CFG2_SSM_Pos (26U)
18847#define SPI_CFG2_SSM_Msk (0x1UL << SPI_CFG2_SSM_Pos)
18848#define SPI_CFG2_SSM SPI_CFG2_SSM_Msk
18850#define SPI_CFG2_SSIOP_Pos (28U)
18851#define SPI_CFG2_SSIOP_Msk (0x1UL << SPI_CFG2_SSIOP_Pos)
18852#define SPI_CFG2_SSIOP SPI_CFG2_SSIOP_Msk
18853#define SPI_CFG2_SSOE_Pos (29U)
18854#define SPI_CFG2_SSOE_Msk (0x1UL << SPI_CFG2_SSOE_Pos)
18855#define SPI_CFG2_SSOE SPI_CFG2_SSOE_Msk
18856#define SPI_CFG2_SSOM_Pos (30U)
18857#define SPI_CFG2_SSOM_Msk (0x1UL << SPI_CFG2_SSOM_Pos)
18858#define SPI_CFG2_SSOM SPI_CFG2_SSOM_Msk
18860#define SPI_CFG2_AFCNTR_Pos (31U)
18861#define SPI_CFG2_AFCNTR_Msk (0x1UL << SPI_CFG2_AFCNTR_Pos)
18862#define SPI_CFG2_AFCNTR SPI_CFG2_AFCNTR_Msk
18864/******************* Bit definition for SPI_IER register ********************/
18865#define SPI_IER_RXPIE_Pos (0U)
18866#define SPI_IER_RXPIE_Msk (0x1UL << SPI_IER_RXPIE_Pos)
18867#define SPI_IER_RXPIE SPI_IER_RXPIE_Msk
18868#define SPI_IER_TXPIE_Pos (1U)
18869#define SPI_IER_TXPIE_Msk (0x1UL << SPI_IER_TXPIE_Pos)
18870#define SPI_IER_TXPIE SPI_IER_TXPIE_Msk
18871#define SPI_IER_DXPIE_Pos (2U)
18872#define SPI_IER_DXPIE_Msk (0x1UL << SPI_IER_DXPIE_Pos)
18873#define SPI_IER_DXPIE SPI_IER_DXPIE_Msk
18874#define SPI_IER_EOTIE_Pos (3U)
18875#define SPI_IER_EOTIE_Msk (0x1UL << SPI_IER_EOTIE_Pos)
18876#define SPI_IER_EOTIE SPI_IER_EOTIE_Msk
18877#define SPI_IER_TXTFIE_Pos (4U)
18878#define SPI_IER_TXTFIE_Msk (0x1UL << SPI_IER_TXTFIE_Pos)
18879#define SPI_IER_TXTFIE SPI_IER_TXTFIE_Msk
18880#define SPI_IER_UDRIE_Pos (5U)
18881#define SPI_IER_UDRIE_Msk (0x1UL << SPI_IER_UDRIE_Pos)
18882#define SPI_IER_UDRIE SPI_IER_UDRIE_Msk
18883#define SPI_IER_OVRIE_Pos (6U)
18884#define SPI_IER_OVRIE_Msk (0x1UL << SPI_IER_OVRIE_Pos)
18885#define SPI_IER_OVRIE SPI_IER_OVRIE_Msk
18886#define SPI_IER_CRCEIE_Pos (7U)
18887#define SPI_IER_CRCEIE_Msk (0x1UL << SPI_IER_CRCEIE_Pos)
18888#define SPI_IER_CRCEIE SPI_IER_CRCEIE_Msk
18889#define SPI_IER_TIFREIE_Pos (8U)
18890#define SPI_IER_TIFREIE_Msk (0x1UL << SPI_IER_TIFREIE_Pos)
18891#define SPI_IER_TIFREIE SPI_IER_TIFREIE_Msk
18892#define SPI_IER_MODFIE_Pos (9U)
18893#define SPI_IER_MODFIE_Msk (0x1UL << SPI_IER_MODFIE_Pos)
18894#define SPI_IER_MODFIE SPI_IER_MODFIE_Msk
18895#define SPI_IER_TSERFIE_Pos (10U)
18896#define SPI_IER_TSERFIE_Msk (0x1UL << SPI_IER_TSERFIE_Pos)
18897#define SPI_IER_TSERFIE SPI_IER_TSERFIE_Msk
18899/******************* Bit definition for SPI_SR register ********************/
18900#define SPI_SR_RXP_Pos (0U)
18901#define SPI_SR_RXP_Msk (0x1UL << SPI_SR_RXP_Pos)
18902#define SPI_SR_RXP SPI_SR_RXP_Msk
18903#define SPI_SR_TXP_Pos (1U)
18904#define SPI_SR_TXP_Msk (0x1UL << SPI_SR_TXP_Pos)
18905#define SPI_SR_TXP SPI_SR_TXP_Msk
18906#define SPI_SR_DXP_Pos (2U)
18907#define SPI_SR_DXP_Msk (0x1UL << SPI_SR_DXP_Pos)
18908#define SPI_SR_DXP SPI_SR_DXP_Msk
18909#define SPI_SR_EOT_Pos (3U)
18910#define SPI_SR_EOT_Msk (0x1UL << SPI_SR_EOT_Pos)
18911#define SPI_SR_EOT SPI_SR_EOT_Msk
18912#define SPI_SR_TXTF_Pos (4U)
18913#define SPI_SR_TXTF_Msk (0x1UL << SPI_SR_TXTF_Pos)
18914#define SPI_SR_TXTF SPI_SR_TXTF_Msk
18915#define SPI_SR_UDR_Pos (5U)
18916#define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)
18917#define SPI_SR_UDR SPI_SR_UDR_Msk
18918#define SPI_SR_OVR_Pos (6U)
18919#define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)
18920#define SPI_SR_OVR SPI_SR_OVR_Msk
18921#define SPI_SR_CRCE_Pos (7U)
18922#define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos)
18923#define SPI_SR_CRCE SPI_SR_CRCE_Msk
18924#define SPI_SR_TIFRE_Pos (8U)
18925#define SPI_SR_TIFRE_Msk (0x1UL << SPI_SR_TIFRE_Pos)
18926#define SPI_SR_TIFRE SPI_SR_TIFRE_Msk
18927#define SPI_SR_MODF_Pos (9U)
18928#define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)
18929#define SPI_SR_MODF SPI_SR_MODF_Msk
18930#define SPI_SR_TSERF_Pos (10U)
18931#define SPI_SR_TSERF_Msk (0x1UL << SPI_SR_TSERF_Pos)
18932#define SPI_SR_TSERF SPI_SR_TSERF_Msk
18933#define SPI_SR_SUSP_Pos (11U)
18934#define SPI_SR_SUSP_Msk (0x1UL << SPI_SR_SUSP_Pos)
18935#define SPI_SR_SUSP SPI_SR_SUSP_Msk
18936#define SPI_SR_TXC_Pos (12U)
18937#define SPI_SR_TXC_Msk (0x1UL << SPI_SR_TXC_Pos)
18938#define SPI_SR_TXC SPI_SR_TXC_Msk
18939#define SPI_SR_RXPLVL_Pos (13U)
18940#define SPI_SR_RXPLVL_Msk (0x3UL << SPI_SR_RXPLVL_Pos)
18941#define SPI_SR_RXPLVL SPI_SR_RXPLVL_Msk
18942#define SPI_SR_RXPLVL_0 (0x1UL << SPI_SR_RXPLVL_Pos)
18943#define SPI_SR_RXPLVL_1 (0x2UL << SPI_SR_RXPLVL_Pos)
18944#define SPI_SR_RXWNE_Pos (15U)
18945#define SPI_SR_RXWNE_Msk (0x1UL << SPI_SR_RXWNE_Pos)
18946#define SPI_SR_RXWNE SPI_SR_RXWNE_Msk
18947#define SPI_SR_CTSIZE_Pos (16U)
18948#define SPI_SR_CTSIZE_Msk (0xFFFFUL << SPI_SR_CTSIZE_Pos)
18949#define SPI_SR_CTSIZE SPI_SR_CTSIZE_Msk
18951/******************* Bit definition for SPI_IFCR register ********************/
18952#define SPI_IFCR_EOTC_Pos (3U)
18953#define SPI_IFCR_EOTC_Msk (0x1UL << SPI_IFCR_EOTC_Pos)
18954#define SPI_IFCR_EOTC SPI_IFCR_EOTC_Msk
18955#define SPI_IFCR_TXTFC_Pos (4U)
18956#define SPI_IFCR_TXTFC_Msk (0x1UL << SPI_IFCR_TXTFC_Pos)
18957#define SPI_IFCR_TXTFC SPI_IFCR_TXTFC_Msk
18958#define SPI_IFCR_UDRC_Pos (5U)
18959#define SPI_IFCR_UDRC_Msk (0x1UL << SPI_IFCR_UDRC_Pos)
18960#define SPI_IFCR_UDRC SPI_IFCR_UDRC_Msk
18961#define SPI_IFCR_OVRC_Pos (6U)
18962#define SPI_IFCR_OVRC_Msk (0x1UL << SPI_IFCR_OVRC_Pos)
18963#define SPI_IFCR_OVRC SPI_IFCR_OVRC_Msk
18964#define SPI_IFCR_CRCEC_Pos (7U)
18965#define SPI_IFCR_CRCEC_Msk (0x1UL << SPI_IFCR_CRCEC_Pos)
18966#define SPI_IFCR_CRCEC SPI_IFCR_CRCEC_Msk
18967#define SPI_IFCR_TIFREC_Pos (8U)
18968#define SPI_IFCR_TIFREC_Msk (0x1UL << SPI_IFCR_TIFREC_Pos)
18969#define SPI_IFCR_TIFREC SPI_IFCR_TIFREC_Msk
18970#define SPI_IFCR_MODFC_Pos (9U)
18971#define SPI_IFCR_MODFC_Msk (0x1UL << SPI_IFCR_MODFC_Pos)
18972#define SPI_IFCR_MODFC SPI_IFCR_MODFC_Msk
18973#define SPI_IFCR_TSERFC_Pos (10U)
18974#define SPI_IFCR_TSERFC_Msk (0x1UL << SPI_IFCR_TSERFC_Pos)
18975#define SPI_IFCR_TSERFC SPI_IFCR_TSERFC_Msk
18976#define SPI_IFCR_SUSPC_Pos (11U)
18977#define SPI_IFCR_SUSPC_Msk (0x1UL << SPI_IFCR_SUSPC_Pos)
18978#define SPI_IFCR_SUSPC SPI_IFCR_SUSPC_Msk
18980/******************* Bit definition for SPI_TXDR register ********************/
18981#define SPI_TXDR_TXDR_Pos (0U)
18982#define SPI_TXDR_TXDR_Msk (0xFFFFFFFFUL << SPI_TXDR_TXDR_Pos)
18983#define SPI_TXDR_TXDR SPI_TXDR_TXDR_Msk /* Transmit Data Register */
18984
18985/******************* Bit definition for SPI_RXDR register ********************/
18986#define SPI_RXDR_RXDR_Pos (0U)
18987#define SPI_RXDR_RXDR_Msk (0xFFFFFFFFUL << SPI_RXDR_RXDR_Pos)
18988#define SPI_RXDR_RXDR SPI_RXDR_RXDR_Msk /* Receive Data Register */
18989
18990/******************* Bit definition for SPI_CRCPOLY register ********************/
18991#define SPI_CRCPOLY_CRCPOLY_Pos (0U)
18992#define SPI_CRCPOLY_CRCPOLY_Msk (0xFFFFFFFFUL << SPI_CRCPOLY_CRCPOLY_Pos)
18993#define SPI_CRCPOLY_CRCPOLY SPI_CRCPOLY_CRCPOLY_Msk /* CRC Polynomial register */
18994
18995/******************* Bit definition for SPI_TXCRC register ********************/
18996#define SPI_TXCRC_TXCRC_Pos (0U)
18997#define SPI_TXCRC_TXCRC_Msk (0xFFFFFFFFUL << SPI_TXCRC_TXCRC_Pos)
18998#define SPI_TXCRC_TXCRC SPI_TXCRC_TXCRC_Msk /* CRCRegister for transmitter */
18999
19000/******************* Bit definition for SPI_RXCRC register ********************/
19001#define SPI_RXCRC_RXCRC_Pos (0U)
19002#define SPI_RXCRC_RXCRC_Msk (0xFFFFFFFFUL << SPI_RXCRC_RXCRC_Pos)
19003#define SPI_RXCRC_RXCRC SPI_RXCRC_RXCRC_Msk /* CRCRegister for receiver */
19004
19005/******************* Bit definition for SPI_UDRDR register ********************/
19006#define SPI_UDRDR_UDRDR_Pos (0U)
19007#define SPI_UDRDR_UDRDR_Msk (0xFFFFFFFFUL << SPI_UDRDR_UDRDR_Pos)
19008#define SPI_UDRDR_UDRDR SPI_UDRDR_UDRDR_Msk /* Data at slave underrun condition */
19009
19010/****************** Bit definition for SPI_I2SCFGR register *****************/
19011#define SPI_I2SCFGR_I2SMOD_Pos (0U)
19012#define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)
19013#define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk
19014#define SPI_I2SCFGR_I2SCFG_Pos (1U)
19015#define SPI_I2SCFGR_I2SCFG_Msk (0x7UL << SPI_I2SCFGR_I2SCFG_Pos)
19016#define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk
19017#define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)
19018#define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)
19019#define SPI_I2SCFGR_I2SCFG_2 (0x4UL << SPI_I2SCFGR_I2SCFG_Pos)
19020#define SPI_I2SCFGR_I2SSTD_Pos (4U)
19021#define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)
19022#define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk
19023#define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)
19024#define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)
19025#define SPI_I2SCFGR_PCMSYNC_Pos (7U)
19026#define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)
19027#define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk
19028#define SPI_I2SCFGR_DATLEN_Pos (8U)
19029#define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)
19030#define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk
19031#define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)
19032#define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)
19033#define SPI_I2SCFGR_CHLEN_Pos (10U)
19034#define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)
19035#define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk
19036#define SPI_I2SCFGR_CKPOL_Pos (11U)
19037#define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)
19038#define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk
19039#define SPI_I2SCFGR_FIXCH_Pos (12U)
19040#define SPI_I2SCFGR_FIXCH_Msk (0x1UL << SPI_I2SCFGR_FIXCH_Pos)
19041#define SPI_I2SCFGR_FIXCH SPI_I2SCFGR_FIXCH_Msk
19042#define SPI_I2SCFGR_WSINV_Pos (13U)
19043#define SPI_I2SCFGR_WSINV_Msk (0x1UL << SPI_I2SCFGR_WSINV_Pos)
19044#define SPI_I2SCFGR_WSINV SPI_I2SCFGR_WSINV_Msk
19045#define SPI_I2SCFGR_DATFMT_Pos (14U)
19046#define SPI_I2SCFGR_DATFMT_Msk (0x1UL << SPI_I2SCFGR_DATFMT_Pos)
19047#define SPI_I2SCFGR_DATFMT SPI_I2SCFGR_DATFMT_Msk
19048#define SPI_I2SCFGR_I2SDIV_Pos (16U)
19049#define SPI_I2SCFGR_I2SDIV_Msk (0xFFUL << SPI_I2SCFGR_I2SDIV_Pos)
19050#define SPI_I2SCFGR_I2SDIV SPI_I2SCFGR_I2SDIV_Msk
19051#define SPI_I2SCFGR_ODD_Pos (24U)
19052#define SPI_I2SCFGR_ODD_Msk (0x1UL << SPI_I2SCFGR_ODD_Pos)
19053#define SPI_I2SCFGR_ODD SPI_I2SCFGR_ODD_Msk
19054#define SPI_I2SCFGR_MCKOE_Pos (25U)
19055#define SPI_I2SCFGR_MCKOE_Msk (0x1UL << SPI_I2SCFGR_MCKOE_Pos)
19056#define SPI_I2SCFGR_MCKOE SPI_I2SCFGR_MCKOE_Msk
19060/******************************************************************************/
19061/* */
19062/* SYSCFG */
19063/* */
19064/******************************************************************************/
19065
19066/****************** Bit definition for SYSCFG_PMCR register ******************/
19067#define SYSCFG_PMCR_I2C1_FMP_Pos (0U)
19068#define SYSCFG_PMCR_I2C1_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C1_FMP_Pos)
19069#define SYSCFG_PMCR_I2C1_FMP SYSCFG_PMCR_I2C1_FMP_Msk
19070#define SYSCFG_PMCR_I2C2_FMP_Pos (1U)
19071#define SYSCFG_PMCR_I2C2_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C2_FMP_Pos)
19072#define SYSCFG_PMCR_I2C2_FMP SYSCFG_PMCR_I2C2_FMP_Msk
19073#define SYSCFG_PMCR_I2C3_FMP_Pos (2U)
19074#define SYSCFG_PMCR_I2C3_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C3_FMP_Pos)
19075#define SYSCFG_PMCR_I2C3_FMP SYSCFG_PMCR_I2C3_FMP_Msk
19076#define SYSCFG_PMCR_I2C4_FMP_Pos (3U)
19077#define SYSCFG_PMCR_I2C4_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C4_FMP_Pos)
19078#define SYSCFG_PMCR_I2C4_FMP SYSCFG_PMCR_I2C4_FMP_Msk
19079#define SYSCFG_PMCR_I2C_PB6_FMP_Pos (4U)
19080#define SYSCFG_PMCR_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB6_FMP_Pos)
19081#define SYSCFG_PMCR_I2C_PB6_FMP SYSCFG_PMCR_I2C_PB6_FMP_Msk
19082#define SYSCFG_PMCR_I2C_PB7_FMP_Pos (5U)
19083#define SYSCFG_PMCR_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB7_FMP_Pos)
19084#define SYSCFG_PMCR_I2C_PB7_FMP SYSCFG_PMCR_I2C_PB7_FMP_Msk
19085#define SYSCFG_PMCR_I2C_PB8_FMP_Pos (6U)
19086#define SYSCFG_PMCR_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB8_FMP_Pos)
19087#define SYSCFG_PMCR_I2C_PB8_FMP SYSCFG_PMCR_I2C_PB8_FMP_Msk
19088#define SYSCFG_PMCR_I2C_PB9_FMP_Pos (7U)
19089#define SYSCFG_PMCR_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C_PB9_FMP_Pos)
19090#define SYSCFG_PMCR_I2C_PB9_FMP SYSCFG_PMCR_I2C_PB9_FMP_Msk
19091#define SYSCFG_PMCR_BOOSTEN_Pos (8U)
19092#define SYSCFG_PMCR_BOOSTEN_Msk (0x1UL << SYSCFG_PMCR_BOOSTEN_Pos)
19093#define SYSCFG_PMCR_BOOSTEN SYSCFG_PMCR_BOOSTEN_Msk
19095#define SYSCFG_PMCR_BOOSTVDDSEL_Pos (9U)
19096#define SYSCFG_PMCR_BOOSTVDDSEL_Msk (0x1UL << SYSCFG_PMCR_BOOSTVDDSEL_Pos)
19097#define SYSCFG_PMCR_BOOSTVDDSEL SYSCFG_PMCR_BOOSTVDDSEL_Msk
19099#define SYSCFG_PMCR_I2C5_FMP_Pos (10U)
19100#define SYSCFG_PMCR_I2C5_FMP_Msk (0x1UL << SYSCFG_PMCR_I2C5_FMP_Pos)
19101#define SYSCFG_PMCR_I2C5_FMP SYSCFG_PMCR_I2C5_FMP_Msk
19103#define SYSCFG_PMCR_EPIS_SEL_Pos (21U)
19104#define SYSCFG_PMCR_EPIS_SEL_Msk (0x7UL << SYSCFG_PMCR_EPIS_SEL_Pos)
19105#define SYSCFG_PMCR_EPIS_SEL SYSCFG_PMCR_EPIS_SEL_Msk
19106#define SYSCFG_PMCR_EPIS_SEL_0 (0x1UL << SYSCFG_PMCR_EPIS_SEL_Pos)
19107#define SYSCFG_PMCR_EPIS_SEL_1 (0x2UL << SYSCFG_PMCR_EPIS_SEL_Pos)
19108#define SYSCFG_PMCR_EPIS_SEL_2 (0x4UL << SYSCFG_PMCR_EPIS_SEL_Pos)
19109#define SYSCFG_PMCR_PA0SO_Pos (24U)
19110#define SYSCFG_PMCR_PA0SO_Msk (0x1UL << SYSCFG_PMCR_PA0SO_Pos)
19111#define SYSCFG_PMCR_PA0SO SYSCFG_PMCR_PA0SO_Msk
19112#define SYSCFG_PMCR_PA1SO_Pos (25U)
19113#define SYSCFG_PMCR_PA1SO_Msk (0x1UL << SYSCFG_PMCR_PA1SO_Pos)
19114#define SYSCFG_PMCR_PA1SO SYSCFG_PMCR_PA1SO_Msk
19115#define SYSCFG_PMCR_PC2SO_Pos (26U)
19116#define SYSCFG_PMCR_PC2SO_Msk (0x1UL << SYSCFG_PMCR_PC2SO_Pos)
19117#define SYSCFG_PMCR_PC2SO SYSCFG_PMCR_PC2SO_Msk
19118#define SYSCFG_PMCR_PC3SO_Pos (27U)
19119#define SYSCFG_PMCR_PC3SO_Msk (0x1UL << SYSCFG_PMCR_PC3SO_Pos)
19120#define SYSCFG_PMCR_PC3SO SYSCFG_PMCR_PC3SO_Msk
19122/***************** Bit definition for SYSCFG_EXTICR1 register ***************/
19123#define SYSCFG_EXTICR1_EXTI0_Pos (0U)
19124#define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos)
19125#define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk
19126#define SYSCFG_EXTICR1_EXTI1_Pos (4U)
19127#define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos)
19128#define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk
19129#define SYSCFG_EXTICR1_EXTI2_Pos (8U)
19130#define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos)
19131#define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk
19132#define SYSCFG_EXTICR1_EXTI3_Pos (12U)
19133#define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos)
19134#define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk
19138#define SYSCFG_EXTICR1_EXTI0_PA (0U)
19139#define SYSCFG_EXTICR1_EXTI0_PB (0x00000001U)
19140#define SYSCFG_EXTICR1_EXTI0_PC (0x00000002U)
19141#define SYSCFG_EXTICR1_EXTI0_PD (0x00000003U)
19142#define SYSCFG_EXTICR1_EXTI0_PE (0x00000004U)
19143#define SYSCFG_EXTICR1_EXTI0_PF (0x00000005U)
19144#define SYSCFG_EXTICR1_EXTI0_PG (0x00000006U)
19145#define SYSCFG_EXTICR1_EXTI0_PH (0x00000007U)
19146#define SYSCFG_EXTICR1_EXTI0_PJ (0x00000009U)
19147#define SYSCFG_EXTICR1_EXTI0_PK (0x0000000AU)
19152#define SYSCFG_EXTICR1_EXTI1_PA (0U)
19153#define SYSCFG_EXTICR1_EXTI1_PB (0x00000010U)
19154#define SYSCFG_EXTICR1_EXTI1_PC (0x00000020U)
19155#define SYSCFG_EXTICR1_EXTI1_PD (0x00000030U)
19156#define SYSCFG_EXTICR1_EXTI1_PE (0x00000040U)
19157#define SYSCFG_EXTICR1_EXTI1_PF (0x00000050U)
19158#define SYSCFG_EXTICR1_EXTI1_PG (0x00000060U)
19159#define SYSCFG_EXTICR1_EXTI1_PH (0x00000070U)
19160#define SYSCFG_EXTICR1_EXTI1_PJ (0x00000090U)
19161#define SYSCFG_EXTICR1_EXTI1_PK (0x000000A0U)
19165#define SYSCFG_EXTICR1_EXTI2_PA (0U)
19166#define SYSCFG_EXTICR1_EXTI2_PB (0x00000100U)
19167#define SYSCFG_EXTICR1_EXTI2_PC (0x00000200U)
19168#define SYSCFG_EXTICR1_EXTI2_PD (0x00000300U)
19169#define SYSCFG_EXTICR1_EXTI2_PE (0x00000400U)
19170#define SYSCFG_EXTICR1_EXTI2_PF (0x00000500U)
19171#define SYSCFG_EXTICR1_EXTI2_PG (0x00000600U)
19172#define SYSCFG_EXTICR1_EXTI2_PH (0x00000700U)
19173#define SYSCFG_EXTICR1_EXTI2_PJ (0x00000900U)
19174#define SYSCFG_EXTICR1_EXTI2_PK (0x00000A00U)
19179#define SYSCFG_EXTICR1_EXTI3_PA (0U)
19180#define SYSCFG_EXTICR1_EXTI3_PB (0x00001000U)
19181#define SYSCFG_EXTICR1_EXTI3_PC (0x00002000U)
19182#define SYSCFG_EXTICR1_EXTI3_PD (0x00003000U)
19183#define SYSCFG_EXTICR1_EXTI3_PE (0x00004000U)
19184#define SYSCFG_EXTICR1_EXTI3_PF (0x00005000U)
19185#define SYSCFG_EXTICR1_EXTI3_PG (0x00006000U)
19186#define SYSCFG_EXTICR1_EXTI3_PH (0x00007000U)
19187#define SYSCFG_EXTICR1_EXTI3_PJ (0x00009000U)
19188#define SYSCFG_EXTICR1_EXTI3_PK (0x0000A000U)
19190/***************** Bit definition for SYSCFG_EXTICR2 register ***************/
19191#define SYSCFG_EXTICR2_EXTI4_Pos (0U)
19192#define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos)
19193#define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk
19194#define SYSCFG_EXTICR2_EXTI5_Pos (4U)
19195#define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos)
19196#define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk
19197#define SYSCFG_EXTICR2_EXTI6_Pos (8U)
19198#define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos)
19199#define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk
19200#define SYSCFG_EXTICR2_EXTI7_Pos (12U)
19201#define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos)
19202#define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk
19206#define SYSCFG_EXTICR2_EXTI4_PA (0U)
19207#define SYSCFG_EXTICR2_EXTI4_PB (0x00000001U)
19208#define SYSCFG_EXTICR2_EXTI4_PC (0x00000002U)
19209#define SYSCFG_EXTICR2_EXTI4_PD (0x00000003U)
19210#define SYSCFG_EXTICR2_EXTI4_PE (0x00000004U)
19211#define SYSCFG_EXTICR2_EXTI4_PF (0x00000005U)
19212#define SYSCFG_EXTICR2_EXTI4_PG (0x00000006U)
19213#define SYSCFG_EXTICR2_EXTI4_PH (0x00000007U)
19214#define SYSCFG_EXTICR2_EXTI4_PJ (0x00000009U)
19215#define SYSCFG_EXTICR2_EXTI4_PK (0x0000000AU)
19219#define SYSCFG_EXTICR2_EXTI5_PA (0U)
19220#define SYSCFG_EXTICR2_EXTI5_PB (0x00000010U)
19221#define SYSCFG_EXTICR2_EXTI5_PC (0x00000020U)
19222#define SYSCFG_EXTICR2_EXTI5_PD (0x00000030U)
19223#define SYSCFG_EXTICR2_EXTI5_PE (0x00000040U)
19224#define SYSCFG_EXTICR2_EXTI5_PF (0x00000050U)
19225#define SYSCFG_EXTICR2_EXTI5_PG (0x00000060U)
19226#define SYSCFG_EXTICR2_EXTI5_PH (0x00000070U)
19227#define SYSCFG_EXTICR2_EXTI5_PJ (0x00000090U)
19228#define SYSCFG_EXTICR2_EXTI5_PK (0x000000A0U)
19232#define SYSCFG_EXTICR2_EXTI6_PA (0U)
19233#define SYSCFG_EXTICR2_EXTI6_PB (0x00000100U)
19234#define SYSCFG_EXTICR2_EXTI6_PC (0x00000200U)
19235#define SYSCFG_EXTICR2_EXTI6_PD (0x00000300U)
19236#define SYSCFG_EXTICR2_EXTI6_PE (0x00000400U)
19237#define SYSCFG_EXTICR2_EXTI6_PF (0x00000500U)
19238#define SYSCFG_EXTICR2_EXTI6_PG (0x00000600U)
19239#define SYSCFG_EXTICR2_EXTI6_PH (0x00000700U)
19240#define SYSCFG_EXTICR2_EXTI6_PJ (0x00000900U)
19241#define SYSCFG_EXTICR2_EXTI6_PK (0x00000A00U)
19246#define SYSCFG_EXTICR2_EXTI7_PA (0U)
19247#define SYSCFG_EXTICR2_EXTI7_PB (0x00001000U)
19248#define SYSCFG_EXTICR2_EXTI7_PC (0x00002000U)
19249#define SYSCFG_EXTICR2_EXTI7_PD (0x00003000U)
19250#define SYSCFG_EXTICR2_EXTI7_PE (0x00004000U)
19251#define SYSCFG_EXTICR2_EXTI7_PF (0x00005000U)
19252#define SYSCFG_EXTICR2_EXTI7_PG (0x00006000U)
19253#define SYSCFG_EXTICR2_EXTI7_PH (0x00007000U)
19254#define SYSCFG_EXTICR2_EXTI7_PJ (0x00009000U)
19255#define SYSCFG_EXTICR2_EXTI7_PK (0x0000A000U)
19257/***************** Bit definition for SYSCFG_EXTICR3 register ***************/
19258#define SYSCFG_EXTICR3_EXTI8_Pos (0U)
19259#define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos)
19260#define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk
19261#define SYSCFG_EXTICR3_EXTI9_Pos (4U)
19262#define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos)
19263#define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk
19264#define SYSCFG_EXTICR3_EXTI10_Pos (8U)
19265#define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos)
19266#define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk
19267#define SYSCFG_EXTICR3_EXTI11_Pos (12U)
19268#define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos)
19269#define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk
19274#define SYSCFG_EXTICR3_EXTI8_PA (0U)
19275#define SYSCFG_EXTICR3_EXTI8_PB (0x00000001U)
19276#define SYSCFG_EXTICR3_EXTI8_PC (0x00000002U)
19277#define SYSCFG_EXTICR3_EXTI8_PD (0x00000003U)
19278#define SYSCFG_EXTICR3_EXTI8_PE (0x00000004U)
19279#define SYSCFG_EXTICR3_EXTI8_PF (0x00000005U)
19280#define SYSCFG_EXTICR3_EXTI8_PG (0x00000006U)
19281#define SYSCFG_EXTICR3_EXTI8_PH (0x00000007U)
19282#define SYSCFG_EXTICR3_EXTI8_PJ (0x00000009U)
19283#define SYSCFG_EXTICR3_EXTI8_PK (0x0000000AU)
19288#define SYSCFG_EXTICR3_EXTI9_PA (0U)
19289#define SYSCFG_EXTICR3_EXTI9_PB (0x00000010U)
19290#define SYSCFG_EXTICR3_EXTI9_PC (0x00000020U)
19291#define SYSCFG_EXTICR3_EXTI9_PD (0x00000030U)
19292#define SYSCFG_EXTICR3_EXTI9_PE (0x00000040U)
19293#define SYSCFG_EXTICR3_EXTI9_PF (0x00000050U)
19294#define SYSCFG_EXTICR3_EXTI9_PG (0x00000060U)
19295#define SYSCFG_EXTICR3_EXTI9_PH (0x00000070U)
19296#define SYSCFG_EXTICR3_EXTI9_PJ (0x00000090U)
19297#define SYSCFG_EXTICR3_EXTI9_PK (0x000000A0U)
19302#define SYSCFG_EXTICR3_EXTI10_PA (0U)
19303#define SYSCFG_EXTICR3_EXTI10_PB (0x00000100U)
19304#define SYSCFG_EXTICR3_EXTI10_PC (0x00000200U)
19305#define SYSCFG_EXTICR3_EXTI10_PD (0x00000300U)
19306#define SYSCFG_EXTICR3_EXTI10_PE (0x00000400U)
19307#define SYSCFG_EXTICR3_EXTI10_PF (0x00000500U)
19308#define SYSCFG_EXTICR3_EXTI10_PG (0x00000600U)
19309#define SYSCFG_EXTICR3_EXTI10_PH (0x00000700U)
19310#define SYSCFG_EXTICR3_EXTI10_PJ (0x00000900U)
19311#define SYSCFG_EXTICR3_EXTI10_PK (0x00000A00U)
19316#define SYSCFG_EXTICR3_EXTI11_PA (0U)
19317#define SYSCFG_EXTICR3_EXTI11_PB (0x00001000U)
19318#define SYSCFG_EXTICR3_EXTI11_PC (0x00002000U)
19319#define SYSCFG_EXTICR3_EXTI11_PD (0x00003000U)
19320#define SYSCFG_EXTICR3_EXTI11_PE (0x00004000U)
19321#define SYSCFG_EXTICR3_EXTI11_PF (0x00005000U)
19322#define SYSCFG_EXTICR3_EXTI11_PG (0x00006000U)
19323#define SYSCFG_EXTICR3_EXTI11_PH (0x00007000U)
19324#define SYSCFG_EXTICR3_EXTI11_PJ (0x00009000U)
19325#define SYSCFG_EXTICR3_EXTI11_PK (0x0000A000U)
19327/***************** Bit definition for SYSCFG_EXTICR4 register ***************/
19328#define SYSCFG_EXTICR4_EXTI12_Pos (0U)
19329#define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos)
19330#define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk
19331#define SYSCFG_EXTICR4_EXTI13_Pos (4U)
19332#define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos)
19333#define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk
19334#define SYSCFG_EXTICR4_EXTI14_Pos (8U)
19335#define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos)
19336#define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk
19337#define SYSCFG_EXTICR4_EXTI15_Pos (12U)
19338#define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos)
19339#define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk
19343#define SYSCFG_EXTICR4_EXTI12_PA (0U)
19344#define SYSCFG_EXTICR4_EXTI12_PB (0x00000001U)
19345#define SYSCFG_EXTICR4_EXTI12_PC (0x00000002U)
19346#define SYSCFG_EXTICR4_EXTI12_PD (0x00000003U)
19347#define SYSCFG_EXTICR4_EXTI12_PE (0x00000004U)
19348#define SYSCFG_EXTICR4_EXTI12_PF (0x00000005U)
19349#define SYSCFG_EXTICR4_EXTI12_PG (0x00000006U)
19350#define SYSCFG_EXTICR4_EXTI12_PH (0x00000007U)
19351#define SYSCFG_EXTICR4_EXTI12_PJ (0x00000009U)
19352#define SYSCFG_EXTICR4_EXTI12_PK (0x0000000AU)
19356#define SYSCFG_EXTICR4_EXTI13_PA (0U)
19357#define SYSCFG_EXTICR4_EXTI13_PB (0x00000010U)
19358#define SYSCFG_EXTICR4_EXTI13_PC (0x00000020U)
19359#define SYSCFG_EXTICR4_EXTI13_PD (0x00000030U)
19360#define SYSCFG_EXTICR4_EXTI13_PE (0x00000040U)
19361#define SYSCFG_EXTICR4_EXTI13_PF (0x00000050U)
19362#define SYSCFG_EXTICR4_EXTI13_PG (0x00000060U)
19363#define SYSCFG_EXTICR4_EXTI13_PH (0x00000070U)
19364#define SYSCFG_EXTICR4_EXTI13_PJ (0x00000090U)
19365#define SYSCFG_EXTICR4_EXTI13_PK (0x000000A0U)
19369#define SYSCFG_EXTICR4_EXTI14_PA (0U)
19370#define SYSCFG_EXTICR4_EXTI14_PB (0x00000100U)
19371#define SYSCFG_EXTICR4_EXTI14_PC (0x00000200U)
19372#define SYSCFG_EXTICR4_EXTI14_PD (0x00000300U)
19373#define SYSCFG_EXTICR4_EXTI14_PE (0x00000400U)
19374#define SYSCFG_EXTICR4_EXTI14_PF (0x00000500U)
19375#define SYSCFG_EXTICR4_EXTI14_PG (0x00000600U)
19376#define SYSCFG_EXTICR4_EXTI14_PH (0x00000700U)
19377#define SYSCFG_EXTICR4_EXTI14_PJ (0x00000900U)
19378#define SYSCFG_EXTICR4_EXTI14_PK (0x00000A00U)
19382#define SYSCFG_EXTICR4_EXTI15_PA (0U)
19383#define SYSCFG_EXTICR4_EXTI15_PB (0x00001000U)
19384#define SYSCFG_EXTICR4_EXTI15_PC (0x00002000U)
19385#define SYSCFG_EXTICR4_EXTI15_PD (0x00003000U)
19386#define SYSCFG_EXTICR4_EXTI15_PE (0x00004000U)
19387#define SYSCFG_EXTICR4_EXTI15_PF (0x00005000U)
19388#define SYSCFG_EXTICR4_EXTI15_PG (0x00006000U)
19389#define SYSCFG_EXTICR4_EXTI15_PH (0x00007000U)
19390#define SYSCFG_EXTICR4_EXTI15_PJ (0x00009000U)
19391#define SYSCFG_EXTICR4_EXTI15_PK (0x0000A000U)
19393/****************** Bit definition for SYSCFG_CFGR register ******************/
19394#define SYSCFG_CFGR_PVDL_Pos (2U)
19395#define SYSCFG_CFGR_PVDL_Msk (0x1UL << SYSCFG_CFGR_PVDL_Pos)
19396#define SYSCFG_CFGR_PVDL SYSCFG_CFGR_PVDL_Msk
19397#define SYSCFG_CFGR_FLASHL_Pos (3U)
19398#define SYSCFG_CFGR_FLASHL_Msk (0x1UL << SYSCFG_CFGR_FLASHL_Pos)
19399#define SYSCFG_CFGR_FLASHL SYSCFG_CFGR_FLASHL_Msk
19400#define SYSCFG_CFGR_CM7L_Pos (6U)
19401#define SYSCFG_CFGR_CM7L_Msk (0x1UL << SYSCFG_CFGR_CM7L_Pos)
19402#define SYSCFG_CFGR_CM7L SYSCFG_CFGR_CM7L_Msk
19403#define SYSCFG_CFGR_BKRAML_Pos (7U)
19404#define SYSCFG_CFGR_BKRAML_Msk (0x1UL << SYSCFG_CFGR_BKRAML_Pos)
19405#define SYSCFG_CFGR_BKRAML SYSCFG_CFGR_BKRAML_Msk
19406#define SYSCFG_CFGR_SRAM4L_Pos (9U)
19407#define SYSCFG_CFGR_SRAM4L_Msk (0x1UL << SYSCFG_CFGR_SRAM4L_Pos)
19408#define SYSCFG_CFGR_SRAM4L SYSCFG_CFGR_SRAM4L_Msk
19409#define SYSCFG_CFGR_SRAM2L_Pos (11U)
19410#define SYSCFG_CFGR_SRAM2L_Msk (0x1UL << SYSCFG_CFGR_SRAM2L_Pos)
19411#define SYSCFG_CFGR_SRAM2L SYSCFG_CFGR_SRAM2L_Msk
19412#define SYSCFG_CFGR_SRAM1L_Pos (12U)
19413#define SYSCFG_CFGR_SRAM1L_Msk (0x1UL << SYSCFG_CFGR_SRAM1L_Pos)
19414#define SYSCFG_CFGR_SRAM1L SYSCFG_CFGR_SRAM1L_Msk
19415#define SYSCFG_CFGR_DTCML_Pos (13U)
19416#define SYSCFG_CFGR_DTCML_Msk (0x1UL << SYSCFG_CFGR_DTCML_Pos)
19417#define SYSCFG_CFGR_DTCML SYSCFG_CFGR_DTCML_Msk
19418#define SYSCFG_CFGR_ITCML_Pos (14U)
19419#define SYSCFG_CFGR_ITCML_Msk (0x1UL << SYSCFG_CFGR_ITCML_Pos)
19420#define SYSCFG_CFGR_ITCML SYSCFG_CFGR_ITCML_Msk
19421#define SYSCFG_CFGR_AXISRAML_Pos (15U)
19422#define SYSCFG_CFGR_AXISRAML_Msk (0x1UL << SYSCFG_CFGR_AXISRAML_Pos)
19423#define SYSCFG_CFGR_AXISRAML SYSCFG_CFGR_AXISRAML_Msk
19425/****************** Bit definition for SYSCFG_CCCSR register ******************/
19426#define SYSCFG_CCCSR_EN_Pos (0U)
19427#define SYSCFG_CCCSR_EN_Msk (0x1UL << SYSCFG_CCCSR_EN_Pos)
19428#define SYSCFG_CCCSR_EN SYSCFG_CCCSR_EN_Msk
19429#define SYSCFG_CCCSR_CS_Pos (1U)
19430#define SYSCFG_CCCSR_CS_Msk (0x1UL << SYSCFG_CCCSR_CS_Pos)
19431#define SYSCFG_CCCSR_CS SYSCFG_CCCSR_CS_Msk
19432#define SYSCFG_CCCSR_READY_Pos (8U)
19433#define SYSCFG_CCCSR_READY_Msk (0x1UL << SYSCFG_CCCSR_READY_Pos)
19434#define SYSCFG_CCCSR_READY SYSCFG_CCCSR_READY_Msk
19435#define SYSCFG_CCCSR_HSLV_Pos (16U)
19436#define SYSCFG_CCCSR_HSLV_Msk (0x1UL << SYSCFG_CCCSR_HSLV_Pos)
19437#define SYSCFG_CCCSR_HSLV SYSCFG_CCCSR_HSLV_Msk
19439/****************** Bit definition for SYSCFG_CCVR register *******************/
19440#define SYSCFG_CCVR_NCV_Pos (0U)
19441#define SYSCFG_CCVR_NCV_Msk (0xFUL << SYSCFG_CCVR_NCV_Pos)
19442#define SYSCFG_CCVR_NCV SYSCFG_CCVR_NCV_Msk
19443#define SYSCFG_CCVR_PCV_Pos (4U)
19444#define SYSCFG_CCVR_PCV_Msk (0xFUL << SYSCFG_CCVR_PCV_Pos)
19445#define SYSCFG_CCVR_PCV SYSCFG_CCVR_PCV_Msk
19447/****************** Bit definition for SYSCFG_CCCR register *******************/
19448#define SYSCFG_CCCR_NCC_Pos (0U)
19449#define SYSCFG_CCCR_NCC_Msk (0xFUL << SYSCFG_CCCR_NCC_Pos)
19450#define SYSCFG_CCCR_NCC SYSCFG_CCCR_NCC_Msk
19451#define SYSCFG_CCCR_PCC_Pos (4U)
19452#define SYSCFG_CCCR_PCC_Msk (0xFUL << SYSCFG_CCCR_PCC_Pos)
19453#define SYSCFG_CCCR_PCC SYSCFG_CCCR_PCC_Msk
19454/****************** Bit definition for SYSCFG_ADC2ALT register *******************/
19455#define SYSCFG_ADC2ALT_ADC2_ROUT0_Pos (0U)
19456#define SYSCFG_ADC2ALT_ADC2_ROUT0_Msk (0x1UL << SYSCFG_ADC2ALT_ADC2_ROUT0_Pos)
19457#define SYSCFG_ADC2ALT_ADC2_ROUT0 SYSCFG_ADC2ALT_ADC2_ROUT0_Msk
19458#define SYSCFG_ADC2ALT_ADC2_ROUT1_Pos (1U)
19459#define SYSCFG_ADC2ALT_ADC2_ROUT1_Msk (0x1UL << SYSCFG_ADC2ALT_ADC2_ROUT1_Pos)
19460#define SYSCFG_ADC2ALT_ADC2_ROUT1 SYSCFG_ADC2ALT_ADC2_ROUT1_Msk
19462/****************** Bit definition for SYSCFG_PKGR register *******************/
19463#define SYSCFG_PKGR_PKG_Pos (0U)
19464#define SYSCFG_PKGR_PKG_Msk (0xFUL << SYSCFG_PKGR_PKG_Pos)
19465#define SYSCFG_PKGR_PKG SYSCFG_PKGR_PKG_Msk
19467/****************** Bit definition for SYSCFG_UR0 register *******************/
19468#define SYSCFG_UR0_RDP_Pos (16U)
19469#define SYSCFG_UR0_RDP_Msk (0xFFUL << SYSCFG_UR0_RDP_Pos)
19470#define SYSCFG_UR0_RDP SYSCFG_UR0_RDP_Msk
19472/****************** Bit definition for SYSCFG_UR2 register *******************/
19473#define SYSCFG_UR2_BORH_Pos (0U)
19474#define SYSCFG_UR2_BORH_Msk (0x3UL << SYSCFG_UR2_BORH_Pos)
19475#define SYSCFG_UR2_BORH SYSCFG_UR2_BORH_Msk
19476#define SYSCFG_UR2_BORH_0 (0x1UL << SYSCFG_UR2_BORH_Pos)
19477#define SYSCFG_UR2_BORH_1 (0x2UL << SYSCFG_UR2_BORH_Pos)
19478#define SYSCFG_UR2_BOOT_ADD0_Pos (16U)
19479#define SYSCFG_UR2_BOOT_ADD0_Msk (0xFFFFUL << SYSCFG_UR2_BOOT_ADD0_Pos)
19480#define SYSCFG_UR2_BOOT_ADD0 SYSCFG_UR2_BOOT_ADD0_Msk
19481/****************** Bit definition for SYSCFG_UR3 register *******************/
19482#define SYSCFG_UR3_BOOT_ADD1_Pos (0U)
19483#define SYSCFG_UR3_BOOT_ADD1_Msk (0xFFFFUL << SYSCFG_UR3_BOOT_ADD1_Pos)
19484#define SYSCFG_UR3_BOOT_ADD1 SYSCFG_UR3_BOOT_ADD1_Msk
19486 /****************** Bit definition for SYSCFG_UR4 register *******************/
19487
19488#define SYSCFG_UR4_MEPAD_BANK1_Pos (16U)
19489#define SYSCFG_UR4_MEPAD_BANK1_Msk (0x1UL << SYSCFG_UR4_MEPAD_BANK1_Pos)
19490#define SYSCFG_UR4_MEPAD_BANK1 SYSCFG_UR4_MEPAD_BANK1_Msk
19492/****************** Bit definition for SYSCFG_UR5 register *******************/
19493#define SYSCFG_UR5_MESAD_BANK1_Pos (0U)
19494#define SYSCFG_UR5_MESAD_BANK1_Msk (0x1UL << SYSCFG_UR5_MESAD_BANK1_Pos)
19495#define SYSCFG_UR5_MESAD_BANK1 SYSCFG_UR5_MESAD_BANK1_Msk
19496#define SYSCFG_UR5_WRPN_BANK1_Pos (16U)
19497#define SYSCFG_UR5_WRPN_BANK1_Msk (0xFFUL << SYSCFG_UR5_WRPN_BANK1_Pos)
19498#define SYSCFG_UR5_WRPN_BANK1 SYSCFG_UR5_WRPN_BANK1_Msk
19500/****************** Bit definition for SYSCFG_UR6 register *******************/
19501#define SYSCFG_UR6_PABEG_BANK1_Pos (0U)
19502#define SYSCFG_UR6_PABEG_BANK1_Msk (0xFFFUL << SYSCFG_UR6_PABEG_BANK1_Pos)
19503#define SYSCFG_UR6_PABEG_BANK1 SYSCFG_UR6_PABEG_BANK1_Msk
19504#define SYSCFG_UR6_PAEND_BANK1_Pos (16U)
19505#define SYSCFG_UR6_PAEND_BANK1_Msk (0xFFFUL << SYSCFG_UR6_PAEND_BANK1_Pos)
19506#define SYSCFG_UR6_PAEND_BANK1 SYSCFG_UR6_PAEND_BANK1_Msk
19508/****************** Bit definition for SYSCFG_UR7 register *******************/
19509#define SYSCFG_UR7_SABEG_BANK1_Pos (0U)
19510#define SYSCFG_UR7_SABEG_BANK1_Msk (0xFFFUL << SYSCFG_UR7_SABEG_BANK1_Pos)
19511#define SYSCFG_UR7_SABEG_BANK1 SYSCFG_UR7_SABEG_BANK1_Msk
19512#define SYSCFG_UR7_SAEND_BANK1_Pos (16U)
19513#define SYSCFG_UR7_SAEND_BANK1_Msk (0xFFFUL << SYSCFG_UR7_SAEND_BANK1_Pos)
19514#define SYSCFG_UR7_SAEND_BANK1 SYSCFG_UR7_SAEND_BANK1_Msk
19517/****************** Bit definition for SYSCFG_UR11 register *******************/
19518#define SYSCFG_UR11_IWDG1M_Pos (16U)
19519#define SYSCFG_UR11_IWDG1M_Msk (0x1UL << SYSCFG_UR11_IWDG1M_Pos)
19520#define SYSCFG_UR11_IWDG1M SYSCFG_UR11_IWDG1M_Msk
19522/****************** Bit definition for SYSCFG_UR12 register *******************/
19523
19524#define SYSCFG_UR12_SECURE_Pos (16U)
19525#define SYSCFG_UR12_SECURE_Msk (0x1UL << SYSCFG_UR12_SECURE_Pos)
19526#define SYSCFG_UR12_SECURE SYSCFG_UR12_SECURE_Msk
19528/****************** Bit definition for SYSCFG_UR13 register *******************/
19529#define SYSCFG_UR13_SDRS_Pos (0U)
19530#define SYSCFG_UR13_SDRS_Msk (0x3UL << SYSCFG_UR13_SDRS_Pos)
19531#define SYSCFG_UR13_SDRS SYSCFG_UR13_SDRS_Msk
19532#define SYSCFG_UR13_D1SBRST_Pos (16U)
19533#define SYSCFG_UR13_D1SBRST_Msk (0x1UL << SYSCFG_UR13_D1SBRST_Pos)
19534#define SYSCFG_UR13_D1SBRST SYSCFG_UR13_D1SBRST_Msk
19536/****************** Bit definition for SYSCFG_UR14 register *******************/
19537#define SYSCFG_UR14_D1STPRST_Pos (0U)
19538#define SYSCFG_UR14_D1STPRST_Msk (0x1UL << SYSCFG_UR14_D1STPRST_Pos)
19539#define SYSCFG_UR14_D1STPRST SYSCFG_UR14_D1STPRST_Msk
19541/****************** Bit definition for SYSCFG_UR15 register *******************/
19542#define SYSCFG_UR15_FZIWDGSTB_Pos (16U)
19543#define SYSCFG_UR15_FZIWDGSTB_Msk (0x1UL << SYSCFG_UR15_FZIWDGSTB_Pos)
19544#define SYSCFG_UR15_FZIWDGSTB SYSCFG_UR15_FZIWDGSTB_Msk
19546/****************** Bit definition for SYSCFG_UR16 register *******************/
19547#define SYSCFG_UR16_FZIWDGSTP_Pos (0U)
19548#define SYSCFG_UR16_FZIWDGSTP_Msk (0x1UL << SYSCFG_UR16_FZIWDGSTP_Pos)
19549#define SYSCFG_UR16_FZIWDGSTP SYSCFG_UR16_FZIWDGSTP_Msk
19550#define SYSCFG_UR16_PKP_Pos (16U)
19551#define SYSCFG_UR16_PKP_Msk (0x1UL << SYSCFG_UR16_PKP_Pos)
19552#define SYSCFG_UR16_PKP SYSCFG_UR16_PKP_Msk
19554/****************** Bit definition for SYSCFG_UR17 register *******************/
19555#define SYSCFG_UR17_IOHSLV_Pos (0U)
19556#define SYSCFG_UR17_IOHSLV_Msk (0x1UL << SYSCFG_UR17_IOHSLV_Pos)
19557#define SYSCFG_UR17_IOHSLV SYSCFG_UR17_IOHSLV_Msk
19558#define SYSCFG_UR17_TCM_AXI_CFG_Pos (16U)
19559#define SYSCFG_UR17_TCM_AXI_CFG_Msk (0x3UL << SYSCFG_UR17_TCM_AXI_CFG_Pos)
19560#define SYSCFG_UR17_TCM_AXI_CFG SYSCFG_UR17_TCM_AXI_CFG_Msk
19562/****************** Bit definition for SYSCFG_UR18 register *******************/
19563#define SYSCFG_UR18_CPU_FREQ_BOOST_Pos (0U)
19564#define SYSCFG_UR18_CPU_FREQ_BOOST_Msk (0x1UL << SYSCFG_UR18_CPU_FREQ_BOOST_Pos)
19565#define SYSCFG_UR18_CPU_FREQ_BOOST SYSCFG_UR18_CPU_FREQ_BOOST_Msk
19567/******************************************************************************/
19568/* */
19569/* Digital Temperature Sensor (DTS) */
19570/* */
19571/******************************************************************************/
19572
19573/****************** Bit definition for DTS_CFGR1 register ******************/
19574#define DTS_CFGR1_TS1_EN_Pos (0U)
19575#define DTS_CFGR1_TS1_EN_Msk (0x1UL << DTS_CFGR1_TS1_EN_Pos)
19576#define DTS_CFGR1_TS1_EN DTS_CFGR1_TS1_EN_Msk
19577#define DTS_CFGR1_TS1_START_Pos (4U)
19578#define DTS_CFGR1_TS1_START_Msk (0x1UL << DTS_CFGR1_TS1_START_Pos)
19579#define DTS_CFGR1_TS1_START DTS_CFGR1_TS1_START_Msk
19580#define DTS_CFGR1_TS1_INTRIG_SEL_Pos (8U)
19581#define DTS_CFGR1_TS1_INTRIG_SEL_Msk (0xFUL << DTS_CFGR1_TS1_INTRIG_SEL_Pos)
19582#define DTS_CFGR1_TS1_INTRIG_SEL DTS_CFGR1_TS1_INTRIG_SEL_Msk
19583#define DTS_CFGR1_TS1_INTRIG_SEL_0 (0x1UL << DTS_CFGR1_TS1_INTRIG_SEL_Pos)
19584#define DTS_CFGR1_TS1_INTRIG_SEL_1 (0x2UL << DTS_CFGR1_TS1_INTRIG_SEL_Pos)
19585#define DTS_CFGR1_TS1_INTRIG_SEL_2 (0x4UL << DTS_CFGR1_TS1_INTRIG_SEL_Pos)
19586#define DTS_CFGR1_TS1_INTRIG_SEL_3 (0x8UL << DTS_CFGR1_TS1_INTRIG_SEL_Pos)
19587#define DTS_CFGR1_TS1_SMP_TIME_Pos (16U)
19588#define DTS_CFGR1_TS1_SMP_TIME_Msk (0xFUL << DTS_CFGR1_TS1_SMP_TIME_Pos)
19589#define DTS_CFGR1_TS1_SMP_TIME DTS_CFGR1_TS1_SMP_TIME_Msk
19590#define DTS_CFGR1_TS1_SMP_TIME_0 (0x1UL << DTS_CFGR1_TS1_SMP_TIME_Pos)
19591#define DTS_CFGR1_TS1_SMP_TIME_1 (0x2UL << DTS_CFGR1_TS1_SMP_TIME_Pos)
19592#define DTS_CFGR1_TS1_SMP_TIME_2 (0x4UL << DTS_CFGR1_TS1_SMP_TIME_Pos)
19593#define DTS_CFGR1_TS1_SMP_TIME_3 (0x8UL << DTS_CFGR1_TS1_SMP_TIME_Pos)
19594#define DTS_CFGR1_REFCLK_SEL_Pos (20U)
19595#define DTS_CFGR1_REFCLK_SEL_Msk (0x1UL << DTS_CFGR1_REFCLK_SEL_Pos)
19596#define DTS_CFGR1_REFCLK_SEL DTS_CFGR1_REFCLK_SEL_Msk
19597#define DTS_CFGR1_Q_MEAS_OPT_Pos (21U)
19598#define DTS_CFGR1_Q_MEAS_OPT_Msk (0x1UL << DTS_CFGR1_Q_MEAS_OPT_Pos)
19599#define DTS_CFGR1_Q_MEAS_OPT DTS_CFGR1_Q_MEAS_OPT_Msk
19600#define DTS_CFGR1_HSREF_CLK_DIV_Pos (24U)
19601#define DTS_CFGR1_HSREF_CLK_DIV_Msk (0x7FUL << DTS_CFGR1_HSREF_CLK_DIV_Pos)
19602#define DTS_CFGR1_HSREF_CLK_DIV DTS_CFGR1_HSREF_CLK_DIV_Msk
19604/****************** Bit definition for DTS_T0VALR1 register ******************/
19605#define DTS_T0VALR1_TS1_FMT0_Pos (0U)
19606#define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos)
19607#define DTS_T0VALR1_TS1_FMT0 DTS_T0VALR1_TS1_FMT0_Msk
19608#define DTS_T0VALR1_TS1_T0_Pos (16U)
19609#define DTS_T0VALR1_TS1_T0_Msk (0x3UL << DTS_T0VALR1_TS1_T0_Pos)
19610#define DTS_T0VALR1_TS1_T0 DTS_T0VALR1_TS1_T0_Msk
19612/****************** Bit definition for DTS_RAMPVALR register ******************/
19613#define DTS_RAMPVALR_TS1_RAMP_COEFF_Pos (0U)
19614#define DTS_RAMPVALR_TS1_RAMP_COEFF_Msk (0xFFFFUL << DTS_RAMPVALR_TS1_RAMP_COEFF_Pos)
19615#define DTS_RAMPVALR_TS1_RAMP_COEFF DTS_RAMPVALR_TS1_RAMP_COEFF_Msk
19617/****************** Bit definition for DTS_ITR1 register ******************/
19618#define DTS_ITR1_TS1_LITTHD_Pos (0U)
19619#define DTS_ITR1_TS1_LITTHD_Msk (0xFFFFUL << DTS_ITR1_TS1_LITTHD_Pos)
19620#define DTS_ITR1_TS1_LITTHD DTS_ITR1_TS1_LITTHD_Msk
19621#define DTS_ITR1_TS1_HITTHD_Pos (16U)
19622#define DTS_ITR1_TS1_HITTHD_Msk (0xFFFFUL << DTS_ITR1_TS1_HITTHD_Pos)
19623#define DTS_ITR1_TS1_HITTHD DTS_ITR1_TS1_HITTHD_Msk
19625/****************** Bit definition for DTS_DR register ******************/
19626#define DTS_DR_TS1_MFREQ_Pos (0U)
19627#define DTS_DR_TS1_MFREQ_Msk (0xFFFFUL << DTS_DR_TS1_MFREQ_Pos)
19628#define DTS_DR_TS1_MFREQ DTS_DR_TS1_MFREQ_Msk
19630/****************** Bit definition for DTS_SR register ******************/
19631#define DTS_SR_TS1_ITEF_Pos (0U)
19632#define DTS_SR_TS1_ITEF_Msk (0x1UL << DTS_SR_TS1_ITEF_Pos)
19633#define DTS_SR_TS1_ITEF DTS_SR_TS1_ITEF_Msk
19634#define DTS_SR_TS1_ITLF_Pos (1U)
19635#define DTS_SR_TS1_ITLF_Msk (0x1UL << DTS_SR_TS1_ITLF_Pos)
19636#define DTS_SR_TS1_ITLF DTS_SR_TS1_ITLF_Msk
19637#define DTS_SR_TS1_ITHF_Pos (2U)
19638#define DTS_SR_TS1_ITHF_Msk (0x1UL << DTS_SR_TS1_ITHF_Pos)
19639#define DTS_SR_TS1_ITHF DTS_SR_TS1_ITHF_Msk
19640#define DTS_SR_TS1_AITEF_Pos (4U)
19641#define DTS_SR_TS1_AITEF_Msk (0x1UL << DTS_SR_TS1_AITEF_Pos)
19642#define DTS_SR_TS1_AITEF DTS_SR_TS1_AITEF_Msk
19643#define DTS_SR_TS1_AITLF_Pos (5U)
19644#define DTS_SR_TS1_AITLF_Msk (0x1UL << DTS_SR_TS1_AITLF_Pos)
19645#define DTS_SR_TS1_AITLF DTS_SR_TS1_AITLF_Msk
19646#define DTS_SR_TS1_AITHF_Pos (6U)
19647#define DTS_SR_TS1_AITHF_Msk (0x1UL << DTS_SR_TS1_AITHF_Pos)
19648#define DTS_SR_TS1_AITHF DTS_SR_TS1_AITHF_Msk
19649#define DTS_SR_TS1_RDY_Pos (15U)
19650#define DTS_SR_TS1_RDY_Msk (0x1UL << DTS_SR_TS1_RDY_Pos)
19651#define DTS_SR_TS1_RDY DTS_SR_TS1_RDY_Msk
19653/****************** Bit definition for DTS_ITENR register ******************/
19654#define DTS_ITENR_TS1_ITEEN_Pos (0U)
19655#define DTS_ITENR_TS1_ITEEN_Msk (0x1UL << DTS_ITENR_TS1_ITEEN_Pos)
19656#define DTS_ITENR_TS1_ITEEN DTS_ITENR_TS1_ITEEN_Msk
19657#define DTS_ITENR_TS1_ITLEN_Pos (1U)
19658#define DTS_ITENR_TS1_ITLEN_Msk (0x1UL << DTS_ITENR_TS1_ITLEN_Pos)
19659#define DTS_ITENR_TS1_ITLEN DTS_ITENR_TS1_ITLEN_Msk
19660#define DTS_ITENR_TS1_ITHEN_Pos (2U)
19661#define DTS_ITENR_TS1_ITHEN_Msk (0x1UL << DTS_ITENR_TS1_ITHEN_Pos)
19662#define DTS_ITENR_TS1_ITHEN DTS_ITENR_TS1_ITHEN_Msk
19663#define DTS_ITENR_TS1_AITEEN_Pos (4U)
19664#define DTS_ITENR_TS1_AITEEN_Msk (0x1UL << DTS_ITENR_TS1_AITEEN_Pos)
19665#define DTS_ITENR_TS1_AITEEN DTS_ITENR_TS1_AITEEN_Msk
19666#define DTS_ITENR_TS1_AITLEN_Pos (5U)
19667#define DTS_ITENR_TS1_AITLEN_Msk (0x1UL << DTS_ITENR_TS1_AITLEN_Pos)
19668#define DTS_ITENR_TS1_AITLEN DTS_ITENR_TS1_AITLEN_Msk
19669#define DTS_ITENR_TS1_AITHEN_Pos (6U)
19670#define DTS_ITENR_TS1_AITHEN_Msk (0x1UL << DTS_ITENR_TS1_AITHEN_Pos)
19671#define DTS_ITENR_TS1_AITHEN DTS_ITENR_TS1_AITHEN_Msk
19673/****************** Bit definition for DTS_ICIFR register ******************/
19674#define DTS_ICIFR_TS1_CITEF_Pos (0U)
19675#define DTS_ICIFR_TS1_CITEF_Msk (0x1UL << DTS_ICIFR_TS1_CITEF_Pos)
19676#define DTS_ICIFR_TS1_CITEF DTS_ICIFR_TS1_CITEF_Msk
19677#define DTS_ICIFR_TS1_CITLF_Pos (1U)
19678#define DTS_ICIFR_TS1_CITLF_Msk (0x1UL << DTS_ICIFR_TS1_CITLF_Pos)
19679#define DTS_ICIFR_TS1_CITLF DTS_ICIFR_TS1_CITLF_Msk
19680#define DTS_ICIFR_TS1_CITHF_Pos (2U)
19681#define DTS_ICIFR_TS1_CITHF_Msk (0x1UL << DTS_ICIFR_TS1_CITHF_Pos)
19682#define DTS_ICIFR_TS1_CITHF DTS_ICIFR_TS1_CITHF_Msk
19683#define DTS_ICIFR_TS1_CAITEF_Pos (4U)
19684#define DTS_ICIFR_TS1_CAITEF_Msk (0x1UL << DTS_ICIFR_TS1_CAITEF_Pos)
19685#define DTS_ICIFR_TS1_CAITEF DTS_ICIFR_TS1_CAITEF_Msk
19686#define DTS_ICIFR_TS1_CAITLF_Pos (5U)
19687#define DTS_ICIFR_TS1_CAITLF_Msk (0x1UL << DTS_ICIFR_TS1_CAITLF_Pos)
19688#define DTS_ICIFR_TS1_CAITLF DTS_ICIFR_TS1_CAITLF_Msk
19689#define DTS_ICIFR_TS1_CAITHF_Pos (6U)
19690#define DTS_ICIFR_TS1_CAITHF_Msk (0x1UL << DTS_ICIFR_TS1_CAITHF_Pos)
19691#define DTS_ICIFR_TS1_CAITHF DTS_ICIFR_TS1_CAITHF_Msk
19694/******************************************************************************/
19695/* */
19696/* TIM */
19697/* */
19698/******************************************************************************/
19699#define TIM_BREAK_INPUT_SUPPORT
19701/******************* Bit definition for TIM_CR1 register ********************/
19702#define TIM_CR1_CEN_Pos (0U)
19703#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)
19704#define TIM_CR1_CEN TIM_CR1_CEN_Msk
19705#define TIM_CR1_UDIS_Pos (1U)
19706#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)
19707#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk
19708#define TIM_CR1_URS_Pos (2U)
19709#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)
19710#define TIM_CR1_URS TIM_CR1_URS_Msk
19711#define TIM_CR1_OPM_Pos (3U)
19712#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)
19713#define TIM_CR1_OPM TIM_CR1_OPM_Msk
19714#define TIM_CR1_DIR_Pos (4U)
19715#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)
19716#define TIM_CR1_DIR TIM_CR1_DIR_Msk
19718#define TIM_CR1_CMS_Pos (5U)
19719#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)
19720#define TIM_CR1_CMS TIM_CR1_CMS_Msk
19721#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)
19722#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)
19724#define TIM_CR1_ARPE_Pos (7U)
19725#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)
19726#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk
19728#define TIM_CR1_CKD_Pos (8U)
19729#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)
19730#define TIM_CR1_CKD TIM_CR1_CKD_Msk
19731#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)
19732#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)
19734#define TIM_CR1_UIFREMAP_Pos (11U)
19735#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)
19736#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk
19738/******************* Bit definition for TIM_CR2 register ********************/
19739#define TIM_CR2_CCPC_Pos (0U)
19740#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)
19741#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk
19742#define TIM_CR2_CCUS_Pos (2U)
19743#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)
19744#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk
19745#define TIM_CR2_CCDS_Pos (3U)
19746#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)
19747#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk
19749#define TIM_CR2_MMS_Pos (4U)
19750#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)
19751#define TIM_CR2_MMS TIM_CR2_MMS_Msk
19752#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)
19753#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)
19754#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)
19756#define TIM_CR2_TI1S_Pos (7U)
19757#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)
19758#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk
19759#define TIM_CR2_OIS1_Pos (8U)
19760#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)
19761#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk
19762#define TIM_CR2_OIS1N_Pos (9U)
19763#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)
19764#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk
19765#define TIM_CR2_OIS2_Pos (10U)
19766#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)
19767#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk
19768#define TIM_CR2_OIS2N_Pos (11U)
19769#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)
19770#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk
19771#define TIM_CR2_OIS3_Pos (12U)
19772#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)
19773#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk
19774#define TIM_CR2_OIS3N_Pos (13U)
19775#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)
19776#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk
19777#define TIM_CR2_OIS4_Pos (14U)
19778#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)
19779#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk
19780#define TIM_CR2_OIS5_Pos (16U)
19781#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)
19782#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk
19783#define TIM_CR2_OIS6_Pos (18U)
19784#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)
19785#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk
19787#define TIM_CR2_MMS2_Pos (20U)
19788#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)
19789#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk
19790#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)
19791#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)
19792#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)
19793#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)
19795/******************* Bit definition for TIM_SMCR register *******************/
19796#define TIM_SMCR_SMS_Pos (0U)
19797#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)
19798#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk
19799#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)
19800#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)
19801#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)
19802#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)
19804#define TIM_SMCR_TS_Pos (4U)
19805#define TIM_SMCR_TS_Msk (0x30007UL << TIM_SMCR_TS_Pos)
19806#define TIM_SMCR_TS TIM_SMCR_TS_Msk
19807#define TIM_SMCR_TS_0 (0x00001UL << TIM_SMCR_TS_Pos)
19808#define TIM_SMCR_TS_1 (0x00002UL << TIM_SMCR_TS_Pos)
19809#define TIM_SMCR_TS_2 (0x00004UL << TIM_SMCR_TS_Pos)
19810#define TIM_SMCR_TS_3 (0x10000UL << TIM_SMCR_TS_Pos)
19811#define TIM_SMCR_TS_4 (0x20000UL << TIM_SMCR_TS_Pos)
19813#define TIM_SMCR_MSM_Pos (7U)
19814#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)
19815#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk
19817#define TIM_SMCR_ETF_Pos (8U)
19818#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)
19819#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk
19820#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)
19821#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)
19822#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)
19823#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)
19825#define TIM_SMCR_ETPS_Pos (12U)
19826#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)
19827#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk
19828#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)
19829#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)
19831#define TIM_SMCR_ECE_Pos (14U)
19832#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)
19833#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk
19834#define TIM_SMCR_ETP_Pos (15U)
19835#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)
19836#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk
19838/******************* Bit definition for TIM_DIER register *******************/
19839#define TIM_DIER_UIE_Pos (0U)
19840#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)
19841#define TIM_DIER_UIE TIM_DIER_UIE_Msk
19842#define TIM_DIER_CC1IE_Pos (1U)
19843#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)
19844#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk
19845#define TIM_DIER_CC2IE_Pos (2U)
19846#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)
19847#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk
19848#define TIM_DIER_CC3IE_Pos (3U)
19849#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)
19850#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk
19851#define TIM_DIER_CC4IE_Pos (4U)
19852#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)
19853#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk
19854#define TIM_DIER_COMIE_Pos (5U)
19855#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)
19856#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk
19857#define TIM_DIER_TIE_Pos (6U)
19858#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)
19859#define TIM_DIER_TIE TIM_DIER_TIE_Msk
19860#define TIM_DIER_BIE_Pos (7U)
19861#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)
19862#define TIM_DIER_BIE TIM_DIER_BIE_Msk
19863#define TIM_DIER_UDE_Pos (8U)
19864#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)
19865#define TIM_DIER_UDE TIM_DIER_UDE_Msk
19866#define TIM_DIER_CC1DE_Pos (9U)
19867#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)
19868#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk
19869#define TIM_DIER_CC2DE_Pos (10U)
19870#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)
19871#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk
19872#define TIM_DIER_CC3DE_Pos (11U)
19873#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)
19874#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk
19875#define TIM_DIER_CC4DE_Pos (12U)
19876#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)
19877#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk
19878#define TIM_DIER_COMDE_Pos (13U)
19879#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)
19880#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk
19881#define TIM_DIER_TDE_Pos (14U)
19882#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)
19883#define TIM_DIER_TDE TIM_DIER_TDE_Msk
19885/******************** Bit definition for TIM_SR register ********************/
19886#define TIM_SR_UIF_Pos (0U)
19887#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)
19888#define TIM_SR_UIF TIM_SR_UIF_Msk
19889#define TIM_SR_CC1IF_Pos (1U)
19890#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)
19891#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk
19892#define TIM_SR_CC2IF_Pos (2U)
19893#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)
19894#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk
19895#define TIM_SR_CC3IF_Pos (3U)
19896#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)
19897#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk
19898#define TIM_SR_CC4IF_Pos (4U)
19899#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)
19900#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk
19901#define TIM_SR_COMIF_Pos (5U)
19902#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)
19903#define TIM_SR_COMIF TIM_SR_COMIF_Msk
19904#define TIM_SR_TIF_Pos (6U)
19905#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)
19906#define TIM_SR_TIF TIM_SR_TIF_Msk
19907#define TIM_SR_BIF_Pos (7U)
19908#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)
19909#define TIM_SR_BIF TIM_SR_BIF_Msk
19910#define TIM_SR_B2IF_Pos (8U)
19911#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)
19912#define TIM_SR_B2IF TIM_SR_B2IF_Msk
19913#define TIM_SR_CC1OF_Pos (9U)
19914#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)
19915#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk
19916#define TIM_SR_CC2OF_Pos (10U)
19917#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)
19918#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk
19919#define TIM_SR_CC3OF_Pos (11U)
19920#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)
19921#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk
19922#define TIM_SR_CC4OF_Pos (12U)
19923#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)
19924#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk
19925#define TIM_SR_CC5IF_Pos (16U)
19926#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)
19927#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk
19928#define TIM_SR_CC6IF_Pos (17U)
19929#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)
19930#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk
19931#define TIM_SR_SBIF_Pos (13U)
19932#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)
19933#define TIM_SR_SBIF TIM_SR_SBIF_Msk
19935/******************* Bit definition for TIM_EGR register ********************/
19936#define TIM_EGR_UG_Pos (0U)
19937#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)
19938#define TIM_EGR_UG TIM_EGR_UG_Msk
19939#define TIM_EGR_CC1G_Pos (1U)
19940#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)
19941#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk
19942#define TIM_EGR_CC2G_Pos (2U)
19943#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)
19944#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk
19945#define TIM_EGR_CC3G_Pos (3U)
19946#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)
19947#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk
19948#define TIM_EGR_CC4G_Pos (4U)
19949#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)
19950#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk
19951#define TIM_EGR_COMG_Pos (5U)
19952#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)
19953#define TIM_EGR_COMG TIM_EGR_COMG_Msk
19954#define TIM_EGR_TG_Pos (6U)
19955#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)
19956#define TIM_EGR_TG TIM_EGR_TG_Msk
19957#define TIM_EGR_BG_Pos (7U)
19958#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)
19959#define TIM_EGR_BG TIM_EGR_BG_Msk
19960#define TIM_EGR_B2G_Pos (8U)
19961#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)
19962#define TIM_EGR_B2G TIM_EGR_B2G_Msk
19965/****************** Bit definition for TIM_CCMR1 register *******************/
19966#define TIM_CCMR1_CC1S_Pos (0U)
19967#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)
19968#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk
19969#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)
19970#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)
19972#define TIM_CCMR1_OC1FE_Pos (2U)
19973#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)
19974#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk
19975#define TIM_CCMR1_OC1PE_Pos (3U)
19976#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)
19977#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk
19979#define TIM_CCMR1_OC1M_Pos (4U)
19980#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)
19981#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk
19982#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)
19983#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)
19984#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)
19985#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)
19987#define TIM_CCMR1_OC1CE_Pos (7U)
19988#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)
19989#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk
19991#define TIM_CCMR1_CC2S_Pos (8U)
19992#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)
19993#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk
19994#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)
19995#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)
19997#define TIM_CCMR1_OC2FE_Pos (10U)
19998#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)
19999#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk
20000#define TIM_CCMR1_OC2PE_Pos (11U)
20001#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)
20002#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk
20004#define TIM_CCMR1_OC2M_Pos (12U)
20005#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)
20006#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk
20007#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)
20008#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)
20009#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)
20010#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)
20012#define TIM_CCMR1_OC2CE_Pos (15U)
20013#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)
20014#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk
20016/*----------------------------------------------------------------------------*/
20017
20018#define TIM_CCMR1_IC1PSC_Pos (2U)
20019#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)
20020#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk
20021#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)
20022#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)
20024#define TIM_CCMR1_IC1F_Pos (4U)
20025#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)
20026#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk
20027#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)
20028#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)
20029#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)
20030#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)
20032#define TIM_CCMR1_IC2PSC_Pos (10U)
20033#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)
20034#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk
20035#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)
20036#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)
20038#define TIM_CCMR1_IC2F_Pos (12U)
20039#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)
20040#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk
20041#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)
20042#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)
20043#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)
20044#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)
20046/****************** Bit definition for TIM_CCMR2 register *******************/
20047#define TIM_CCMR2_CC3S_Pos (0U)
20048#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)
20049#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk
20050#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)
20051#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)
20053#define TIM_CCMR2_OC3FE_Pos (2U)
20054#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)
20055#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk
20056#define TIM_CCMR2_OC3PE_Pos (3U)
20057#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)
20058#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk
20060#define TIM_CCMR2_OC3M_Pos (4U)
20061#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)
20062#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk
20063#define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos)
20064#define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos)
20065#define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos)
20066#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)
20068#define TIM_CCMR2_OC3CE_Pos (7U)
20069#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)
20070#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk
20072#define TIM_CCMR2_CC4S_Pos (8U)
20073#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)
20074#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk
20075#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)
20076#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)
20078#define TIM_CCMR2_OC4FE_Pos (10U)
20079#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)
20080#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk
20081#define TIM_CCMR2_OC4PE_Pos (11U)
20082#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)
20083#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk
20085#define TIM_CCMR2_OC4M_Pos (12U)
20086#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)
20087#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk
20088#define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos)
20089#define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos)
20090#define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos)
20091#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)
20093#define TIM_CCMR2_OC4CE_Pos (15U)
20094#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)
20095#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk
20097/*----------------------------------------------------------------------------*/
20098
20099#define TIM_CCMR2_IC3PSC_Pos (2U)
20100#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)
20101#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk
20102#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)
20103#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)
20105#define TIM_CCMR2_IC3F_Pos (4U)
20106#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)
20107#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk
20108#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)
20109#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)
20110#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)
20111#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)
20113#define TIM_CCMR2_IC4PSC_Pos (10U)
20114#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)
20115#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk
20116#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)
20117#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)
20119#define TIM_CCMR2_IC4F_Pos (12U)
20120#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)
20121#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk
20122#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)
20123#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)
20124#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)
20125#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)
20127/******************* Bit definition for TIM_CCER register *******************/
20128#define TIM_CCER_CC1E_Pos (0U)
20129#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)
20130#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk
20131#define TIM_CCER_CC1P_Pos (1U)
20132#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)
20133#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk
20134#define TIM_CCER_CC1NE_Pos (2U)
20135#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)
20136#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk
20137#define TIM_CCER_CC1NP_Pos (3U)
20138#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)
20139#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk
20140#define TIM_CCER_CC2E_Pos (4U)
20141#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)
20142#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk
20143#define TIM_CCER_CC2P_Pos (5U)
20144#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)
20145#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk
20146#define TIM_CCER_CC2NE_Pos (6U)
20147#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)
20148#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk
20149#define TIM_CCER_CC2NP_Pos (7U)
20150#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)
20151#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk
20152#define TIM_CCER_CC3E_Pos (8U)
20153#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)
20154#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk
20155#define TIM_CCER_CC3P_Pos (9U)
20156#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)
20157#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk
20158#define TIM_CCER_CC3NE_Pos (10U)
20159#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)
20160#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk
20161#define TIM_CCER_CC3NP_Pos (11U)
20162#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)
20163#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk
20164#define TIM_CCER_CC4E_Pos (12U)
20165#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)
20166#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk
20167#define TIM_CCER_CC4P_Pos (13U)
20168#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)
20169#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk
20170#define TIM_CCER_CC4NP_Pos (15U)
20171#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)
20172#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk
20173#define TIM_CCER_CC5E_Pos (16U)
20174#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)
20175#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk
20176#define TIM_CCER_CC5P_Pos (17U)
20177#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)
20178#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk
20179#define TIM_CCER_CC6E_Pos (20U)
20180#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)
20181#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk
20182#define TIM_CCER_CC6P_Pos (21U)
20183#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)
20184#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk
20185/******************* Bit definition for TIM_CNT register ********************/
20186#define TIM_CNT_CNT_Pos (0U)
20187#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)
20188#define TIM_CNT_CNT TIM_CNT_CNT_Msk
20189#define TIM_CNT_UIFCPY_Pos (31U)
20190#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)
20191#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk
20192/******************* Bit definition for TIM_PSC register ********************/
20193#define TIM_PSC_PSC_Pos (0U)
20194#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)
20195#define TIM_PSC_PSC TIM_PSC_PSC_Msk
20197/******************* Bit definition for TIM_ARR register ********************/
20198#define TIM_ARR_ARR_Pos (0U)
20199#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)
20200#define TIM_ARR_ARR TIM_ARR_ARR_Msk
20202/******************* Bit definition for TIM_RCR register ********************/
20203#define TIM_RCR_REP_Pos (0U)
20204#define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos)
20205#define TIM_RCR_REP TIM_RCR_REP_Msk
20207/******************* Bit definition for TIM_CCR1 register *******************/
20208#define TIM_CCR1_CCR1_Pos (0U)
20209#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)
20210#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk
20212/******************* Bit definition for TIM_CCR2 register *******************/
20213#define TIM_CCR2_CCR2_Pos (0U)
20214#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)
20215#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk
20217/******************* Bit definition for TIM_CCR3 register *******************/
20218#define TIM_CCR3_CCR3_Pos (0U)
20219#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)
20220#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk
20222/******************* Bit definition for TIM_CCR4 register *******************/
20223#define TIM_CCR4_CCR4_Pos (0U)
20224#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)
20225#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk
20227/******************* Bit definition for TIM_CCR5 register *******************/
20228#define TIM_CCR5_CCR5_Pos (0U)
20229#define TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)
20230#define TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk
20231#define TIM_CCR5_GC5C1_Pos (29U)
20232#define TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)
20233#define TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk
20234#define TIM_CCR5_GC5C2_Pos (30U)
20235#define TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)
20236#define TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk
20237#define TIM_CCR5_GC5C3_Pos (31U)
20238#define TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)
20239#define TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk
20241/******************* Bit definition for TIM_CCR6 register *******************/
20242#define TIM_CCR6_CCR6_Pos (0U)
20243#define TIM_CCR6_CCR6_Msk (0xFFFFUL << TIM_CCR6_CCR6_Pos)
20244#define TIM_CCR6_CCR6 TIM_CCR6_CCR6_Msk
20246/******************* Bit definition for TIM_BDTR register *******************/
20247#define TIM_BDTR_DTG_Pos (0U)
20248#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)
20249#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk
20250#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)
20251#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)
20252#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)
20253#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)
20254#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)
20255#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)
20256#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)
20257#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)
20259#define TIM_BDTR_LOCK_Pos (8U)
20260#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)
20261#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk
20262#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)
20263#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)
20265#define TIM_BDTR_OSSI_Pos (10U)
20266#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)
20267#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk
20268#define TIM_BDTR_OSSR_Pos (11U)
20269#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)
20270#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk
20271#define TIM_BDTR_BKE_Pos (12U)
20272#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)
20273#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk
20274#define TIM_BDTR_BKP_Pos (13U)
20275#define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)
20276#define TIM_BDTR_BKP TIM_BDTR_BKP_Msk
20277#define TIM_BDTR_AOE_Pos (14U)
20278#define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)
20279#define TIM_BDTR_AOE TIM_BDTR_AOE_Msk
20280#define TIM_BDTR_MOE_Pos (15U)
20281#define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)
20282#define TIM_BDTR_MOE TIM_BDTR_MOE_Msk
20284#define TIM_BDTR_BKF_Pos (16U)
20285#define TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)
20286#define TIM_BDTR_BKF TIM_BDTR_BKF_Msk
20287#define TIM_BDTR_BK2F_Pos (20U)
20288#define TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)
20289#define TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk
20291#define TIM_BDTR_BK2E_Pos (24U)
20292#define TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)
20293#define TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk
20294#define TIM_BDTR_BK2P_Pos (25U)
20295#define TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)
20296#define TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk
20297#define TIM_BDTR_BKDSRM_Pos (26U)
20298#define TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos)
20299#define TIM_BDTR_BKDSRM TIM_BDTR_BKDSRM_Msk
20300#define TIM_BDTR_BK2DSRM_Pos (27U)
20301#define TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos)
20302#define TIM_BDTR_BK2DSRM TIM_BDTR_BK2DSRM_Msk
20303#define TIM_BDTR_BKBID_Pos (28U)
20304#define TIM_BDTR_BKBID_Msk (0x1UL << TIM_BDTR_BKBID_Pos)
20305#define TIM_BDTR_BKBID TIM_BDTR_BKBID_Msk
20306#define TIM_BDTR_BK2BID_Pos (29U)
20307#define TIM_BDTR_BK2BID_Msk (0x1UL << TIM_BDTR_BK2BID_Pos)
20308#define TIM_BDTR_BK2BID TIM_BDTR_BK2BID_Msk
20310/******************* Bit definition for TIM_DCR register ********************/
20311#define TIM_DCR_DBA_Pos (0U)
20312#define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)
20313#define TIM_DCR_DBA TIM_DCR_DBA_Msk
20314#define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)
20315#define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)
20316#define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)
20317#define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)
20318#define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)
20320#define TIM_DCR_DBL_Pos (8U)
20321#define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)
20322#define TIM_DCR_DBL TIM_DCR_DBL_Msk
20323#define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)
20324#define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)
20325#define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)
20326#define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)
20327#define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)
20329/******************* Bit definition for TIM_DMAR register *******************/
20330#define TIM_DMAR_DMAB_Pos (0U)
20331#define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos)
20332#define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk
20334/****************** Bit definition for TIM_CCMR3 register *******************/
20335#define TIM_CCMR3_OC5FE_Pos (2U)
20336#define TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)
20337#define TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk
20338#define TIM_CCMR3_OC5PE_Pos (3U)
20339#define TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)
20340#define TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk
20342#define TIM_CCMR3_OC5M_Pos (4U)
20343#define TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)
20344#define TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk
20345#define TIM_CCMR3_OC5M_0 (0x1UL << TIM_CCMR3_OC5M_Pos)
20346#define TIM_CCMR3_OC5M_1 (0x2UL << TIM_CCMR3_OC5M_Pos)
20347#define TIM_CCMR3_OC5M_2 (0x4UL << TIM_CCMR3_OC5M_Pos)
20348#define TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)
20350#define TIM_CCMR3_OC5CE_Pos (7U)
20351#define TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)
20352#define TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk
20354#define TIM_CCMR3_OC6FE_Pos (10U)
20355#define TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)
20356#define TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk
20357#define TIM_CCMR3_OC6PE_Pos (11U)
20358#define TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)
20359#define TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk
20361#define TIM_CCMR3_OC6M_Pos (12U)
20362#define TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)
20363#define TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk
20364#define TIM_CCMR3_OC6M_0 (0x1UL << TIM_CCMR3_OC6M_Pos)
20365#define TIM_CCMR3_OC6M_1 (0x2UL << TIM_CCMR3_OC6M_Pos)
20366#define TIM_CCMR3_OC6M_2 (0x4UL << TIM_CCMR3_OC6M_Pos)
20367#define TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)
20369#define TIM_CCMR3_OC6CE_Pos (15U)
20370#define TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)
20371#define TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk
20372/******************* Bit definition for TIM1_AF1 register *********************/
20373#define TIM1_AF1_BKINE_Pos (0U)
20374#define TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)
20375#define TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk
20376#define TIM1_AF1_BKCMP1E_Pos (1U)
20377#define TIM1_AF1_BKCMP1E_Msk (0x1UL << TIM1_AF1_BKCMP1E_Pos)
20378#define TIM1_AF1_BKCMP1E TIM1_AF1_BKCMP1E_Msk
20379#define TIM1_AF1_BKCMP2E_Pos (2U)
20380#define TIM1_AF1_BKCMP2E_Msk (0x1UL << TIM1_AF1_BKCMP2E_Pos)
20381#define TIM1_AF1_BKCMP2E TIM1_AF1_BKCMP2E_Msk
20382#define TIM1_AF1_BKDF1BK0E_Pos (8U)
20383#define TIM1_AF1_BKDF1BK0E_Msk (0x1UL << TIM1_AF1_BKDF1BK0E_Pos)
20384#define TIM1_AF1_BKDF1BK0E TIM1_AF1_BKDF1BK0E_Msk
20385#define TIM1_AF1_BKINP_Pos (9U)
20386#define TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)
20387#define TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk
20388#define TIM1_AF1_BKCMP1P_Pos (10U)
20389#define TIM1_AF1_BKCMP1P_Msk (0x1UL << TIM1_AF1_BKCMP1P_Pos)
20390#define TIM1_AF1_BKCMP1P TIM1_AF1_BKCMP1P_Msk
20391#define TIM1_AF1_BKCMP2P_Pos (11U)
20392#define TIM1_AF1_BKCMP2P_Msk (0x1UL << TIM1_AF1_BKCMP2P_Pos)
20393#define TIM1_AF1_BKCMP2P TIM1_AF1_BKCMP2P_Msk
20395#define TIM1_AF1_ETRSEL_Pos (14U)
20396#define TIM1_AF1_ETRSEL_Msk (0xFUL << TIM1_AF1_ETRSEL_Pos)
20397#define TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk
20398#define TIM1_AF1_ETRSEL_0 (0x1UL << TIM1_AF1_ETRSEL_Pos)
20399#define TIM1_AF1_ETRSEL_1 (0x2UL << TIM1_AF1_ETRSEL_Pos)
20400#define TIM1_AF1_ETRSEL_2 (0x4UL << TIM1_AF1_ETRSEL_Pos)
20401#define TIM1_AF1_ETRSEL_3 (0x8UL << TIM1_AF1_ETRSEL_Pos)
20403/******************* Bit definition for TIM1_AF2 register *********************/
20404#define TIM1_AF2_BK2INE_Pos (0U)
20405#define TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)
20406#define TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk
20407#define TIM1_AF2_BK2CMP1E_Pos (1U)
20408#define TIM1_AF2_BK2CMP1E_Msk (0x1UL << TIM1_AF2_BK2CMP1E_Pos)
20409#define TIM1_AF2_BK2CMP1E TIM1_AF2_BK2CMP1E_Msk
20410#define TIM1_AF2_BK2CMP2E_Pos (2U)
20411#define TIM1_AF2_BK2CMP2E_Msk (0x1UL << TIM1_AF2_BK2CMP2E_Pos)
20412#define TIM1_AF2_BK2CMP2E TIM1_AF2_BK2CMP2E_Msk
20413#define TIM1_AF2_BK2DFBK1E_Pos (8U)
20414#define TIM1_AF2_BK2DFBK1E_Msk (0x1UL << TIM1_AF2_BK2DFBK1E_Pos)
20415#define TIM1_AF2_BK2DFBK1E TIM1_AF2_BK2DFBK1E_Msk
20416#define TIM1_AF2_BK2INP_Pos (9U)
20417#define TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)
20418#define TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk
20419#define TIM1_AF2_BK2CMP1P_Pos (10U)
20420#define TIM1_AF2_BK2CMP1P_Msk (0x1UL << TIM1_AF2_BK2CMP1P_Pos)
20421#define TIM1_AF2_BK2CMP1P TIM1_AF2_BK2CMP1P_Msk
20422#define TIM1_AF2_BK2CMP2P_Pos (11U)
20423#define TIM1_AF2_BK2CMP2P_Msk (0x1UL << TIM1_AF2_BK2CMP2P_Pos)
20424#define TIM1_AF2_BK2CMP2P TIM1_AF2_BK2CMP2P_Msk
20426/******************* Bit definition for TIM_TISEL register *********************/
20427#define TIM_TISEL_TI1SEL_Pos (0U)
20428#define TIM_TISEL_TI1SEL_Msk (0xFUL << TIM_TISEL_TI1SEL_Pos)
20429#define TIM_TISEL_TI1SEL TIM_TISEL_TI1SEL_Msk
20430#define TIM_TISEL_TI1SEL_0 (0x1UL << TIM_TISEL_TI1SEL_Pos)
20431#define TIM_TISEL_TI1SEL_1 (0x2UL << TIM_TISEL_TI1SEL_Pos)
20432#define TIM_TISEL_TI1SEL_2 (0x4UL << TIM_TISEL_TI1SEL_Pos)
20433#define TIM_TISEL_TI1SEL_3 (0x8UL << TIM_TISEL_TI1SEL_Pos)
20435#define TIM_TISEL_TI2SEL_Pos (8U)
20436#define TIM_TISEL_TI2SEL_Msk (0xFUL << TIM_TISEL_TI2SEL_Pos)
20437#define TIM_TISEL_TI2SEL TIM_TISEL_TI2SEL_Msk
20438#define TIM_TISEL_TI2SEL_0 (0x1UL << TIM_TISEL_TI2SEL_Pos)
20439#define TIM_TISEL_TI2SEL_1 (0x2UL << TIM_TISEL_TI2SEL_Pos)
20440#define TIM_TISEL_TI2SEL_2 (0x4UL << TIM_TISEL_TI2SEL_Pos)
20441#define TIM_TISEL_TI2SEL_3 (0x8UL << TIM_TISEL_TI2SEL_Pos)
20443#define TIM_TISEL_TI3SEL_Pos (16U)
20444#define TIM_TISEL_TI3SEL_Msk (0xFUL << TIM_TISEL_TI3SEL_Pos)
20445#define TIM_TISEL_TI3SEL TIM_TISEL_TI3SEL_Msk
20446#define TIM_TISEL_TI3SEL_0 (0x1UL << TIM_TISEL_TI3SEL_Pos)
20447#define TIM_TISEL_TI3SEL_1 (0x2UL << TIM_TISEL_TI3SEL_Pos)
20448#define TIM_TISEL_TI3SEL_2 (0x4UL << TIM_TISEL_TI3SEL_Pos)
20449#define TIM_TISEL_TI3SEL_3 (0x8UL << TIM_TISEL_TI3SEL_Pos)
20451#define TIM_TISEL_TI4SEL_Pos (24U)
20452#define TIM_TISEL_TI4SEL_Msk (0xFUL << TIM_TISEL_TI4SEL_Pos)
20453#define TIM_TISEL_TI4SEL TIM_TISEL_TI4SEL_Msk
20454#define TIM_TISEL_TI4SEL_0 (0x1UL << TIM_TISEL_TI4SEL_Pos)
20455#define TIM_TISEL_TI4SEL_1 (0x2UL << TIM_TISEL_TI4SEL_Pos)
20456#define TIM_TISEL_TI4SEL_2 (0x4UL << TIM_TISEL_TI4SEL_Pos)
20457#define TIM_TISEL_TI4SEL_3 (0x8UL << TIM_TISEL_TI4SEL_Pos)
20459/******************* Bit definition for TIM8_AF1 register *********************/
20460#define TIM8_AF1_BKINE_Pos (0U)
20461#define TIM8_AF1_BKINE_Msk (0x1UL << TIM8_AF1_BKINE_Pos)
20462#define TIM8_AF1_BKINE TIM8_AF1_BKINE_Msk
20463#define TIM8_AF1_BKCMP1E_Pos (1U)
20464#define TIM8_AF1_BKCMP1E_Msk (0x1UL << TIM8_AF1_BKCMP1E_Pos)
20465#define TIM8_AF1_BKCMP1E TIM8_AF1_BKCMP1E_Msk
20466#define TIM8_AF1_BKCMP2E_Pos (2U)
20467#define TIM8_AF1_BKCMP2E_Msk (0x1UL << TIM8_AF1_BKCMP2E_Pos)
20468#define TIM8_AF1_BKCMP2E TIM8_AF1_BKCMP2E_Msk
20469#define TIM8_AF1_BKDFBK2E_Pos (8U)
20470#define TIM8_AF1_BKDFBK2E_Msk (0x1UL << TIM8_AF1_BKDFBK2E_Pos)
20471#define TIM8_AF1_BKDFBK2E TIM8_AF1_BKDFBK2E_Msk
20472#define TIM8_AF1_BKINP_Pos (9U)
20473#define TIM8_AF1_BKINP_Msk (0x1UL << TIM8_AF1_BKINP_Pos)
20474#define TIM8_AF1_BKINP TIM8_AF1_BKINP_Msk
20475#define TIM8_AF1_BKCMP1P_Pos (10U)
20476#define TIM8_AF1_BKCMP1P_Msk (0x1UL << TIM8_AF1_BKCMP1P_Pos)
20477#define TIM8_AF1_BKCMP1P TIM8_AF1_BKCMP1P_Msk
20478#define TIM8_AF1_BKCMP2P_Pos (11U)
20479#define TIM8_AF1_BKCMP2P_Msk (0x1UL << TIM8_AF1_BKCMP2P_Pos)
20480#define TIM8_AF1_BKCMP2P TIM8_AF1_BKCMP2P_Msk
20482#define TIM8_AF1_ETRSEL_Pos (14U)
20483#define TIM8_AF1_ETRSEL_Msk (0xFUL << TIM8_AF1_ETRSEL_Pos)
20484#define TIM8_AF1_ETRSEL TIM8_AF1_ETRSEL_Msk
20485#define TIM8_AF1_ETRSEL_0 (0x1UL << TIM8_AF1_ETRSEL_Pos)
20486#define TIM8_AF1_ETRSEL_1 (0x2UL << TIM8_AF1_ETRSEL_Pos)
20487#define TIM8_AF1_ETRSEL_2 (0x4UL << TIM8_AF1_ETRSEL_Pos)
20488#define TIM8_AF1_ETRSEL_3 (0x8UL << TIM8_AF1_ETRSEL_Pos)
20489/******************* Bit definition for TIM8_AF2 register *********************/
20490#define TIM8_AF2_BK2INE_Pos (0U)
20491#define TIM8_AF2_BK2INE_Msk (0x1UL << TIM8_AF2_BK2INE_Pos)
20492#define TIM8_AF2_BK2INE TIM8_AF2_BK2INE_Msk
20493#define TIM8_AF2_BK2CMP1E_Pos (1U)
20494#define TIM8_AF2_BK2CMP1E_Msk (0x1UL << TIM8_AF2_BK2CMP1E_Pos)
20495#define TIM8_AF2_BK2CMP1E TIM8_AF2_BK2CMP1E_Msk
20496#define TIM8_AF2_BK2CMP2E_Pos (2U)
20497#define TIM8_AF2_BK2CMP2E_Msk (0x1UL << TIM8_AF2_BK2CMP2E_Pos)
20498#define TIM8_AF2_BK2CMP2E TIM8_AF2_BK2CMP2E_Msk
20499#define TIM8_AF2_BK2DFBK3E_Pos (8U)
20500#define TIM8_AF2_BK2DFBK3E_Msk (0x1UL << TIM8_AF2_BK2DFBK3E_Pos)
20501#define TIM8_AF2_BK2DFBK3E TIM8_AF2_BK2DFBK3E_Msk
20502#define TIM8_AF2_BK2INP_Pos (9U)
20503#define TIM8_AF2_BK2INP_Msk (0x1UL << TIM8_AF2_BK2INP_Pos)
20504#define TIM8_AF2_BK2INP TIM8_AF2_BK2INP_Msk
20505#define TIM8_AF2_BK2CMP1P_Pos (10U)
20506#define TIM8_AF2_BK2CMP1P_Msk (0x1UL << TIM8_AF2_BK2CMP1P_Pos)
20507#define TIM8_AF2_BK2CMP1P TIM8_AF2_BK2CMP1P_Msk
20508#define TIM8_AF2_BK2CMP2P_Pos (11U)
20509#define TIM8_AF2_BK2CMP2P_Msk (0x1UL << TIM8_AF2_BK2CMP2P_Pos)
20510#define TIM8_AF2_BK2CMP2P TIM8_AF2_BK2CMP2P_Msk
20512/******************* Bit definition for TIM2_AF1 register *********************/
20513#define TIM2_AF1_ETRSEL_Pos (14U)
20514#define TIM2_AF1_ETRSEL_Msk (0xFUL << TIM2_AF1_ETRSEL_Pos)
20515#define TIM2_AF1_ETRSEL TIM2_AF1_ETRSEL_Msk
20516#define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos)
20517#define TIM2_AF1_ETRSEL_1 (0x2UL << TIM2_AF1_ETRSEL_Pos)
20518#define TIM2_AF1_ETRSEL_2 (0x4UL << TIM2_AF1_ETRSEL_Pos)
20519#define TIM2_AF1_ETRSEL_3 (0x8UL << TIM2_AF1_ETRSEL_Pos)
20521/******************* Bit definition for TIM3_AF1 register *********************/
20522#define TIM3_AF1_ETRSEL_Pos (14U)
20523#define TIM3_AF1_ETRSEL_Msk (0xFUL << TIM3_AF1_ETRSEL_Pos)
20524#define TIM3_AF1_ETRSEL TIM3_AF1_ETRSEL_Msk
20525#define TIM3_AF1_ETRSEL_0 (0x1UL << TIM3_AF1_ETRSEL_Pos)
20526#define TIM3_AF1_ETRSEL_1 (0x2UL << TIM3_AF1_ETRSEL_Pos)
20527#define TIM3_AF1_ETRSEL_2 (0x4UL << TIM3_AF1_ETRSEL_Pos)
20528#define TIM3_AF1_ETRSEL_3 (0x8UL << TIM3_AF1_ETRSEL_Pos)
20530/******************* Bit definition for TIM5_AF1 register *********************/
20531#define TIM5_AF1_ETRSEL_Pos (14U)
20532#define TIM5_AF1_ETRSEL_Msk (0xFUL << TIM5_AF1_ETRSEL_Pos)
20533#define TIM5_AF1_ETRSEL TIM5_AF1_ETRSEL_Msk
20534#define TIM5_AF1_ETRSEL_0 (0x1UL << TIM5_AF1_ETRSEL_Pos)
20535#define TIM5_AF1_ETRSEL_1 (0x2UL << TIM5_AF1_ETRSEL_Pos)
20536#define TIM5_AF1_ETRSEL_2 (0x4UL << TIM5_AF1_ETRSEL_Pos)
20537#define TIM5_AF1_ETRSEL_3 (0x8UL << TIM5_AF1_ETRSEL_Pos)
20539/******************* Bit definition for TIM15_AF1 register *********************/
20540#define TIM15_AF1_BKINE_Pos (0U)
20541#define TIM15_AF1_BKINE_Msk (0x1UL << TIM15_AF1_BKINE_Pos)
20542#define TIM15_AF1_BKINE TIM15_AF1_BKINE_Msk
20543#define TIM15_AF1_BKCMP1E_Pos (1U)
20544#define TIM15_AF1_BKCMP1E_Msk (0x1UL << TIM15_AF1_BKCMP1E_Pos)
20545#define TIM15_AF1_BKCMP1E TIM15_AF1_BKCMP1E_Msk
20546#define TIM15_AF1_BKCMP2E_Pos (2U)
20547#define TIM15_AF1_BKCMP2E_Msk (0x1UL << TIM15_AF1_BKCMP2E_Pos)
20548#define TIM15_AF1_BKCMP2E TIM15_AF1_BKCMP2E_Msk
20549#define TIM15_AF1_BKDF1BK2E_Pos (8U)
20550#define TIM15_AF1_BKDF1BK2E_Msk (0x1UL << TIM15_AF1_BKDF1BK2E_Pos)
20551#define TIM15_AF1_BKDF1BK2E TIM15_AF1_BKDF1BK2E_Msk
20552#define TIM15_AF1_BKINP_Pos (9U)
20553#define TIM15_AF1_BKINP_Msk (0x1UL << TIM15_AF1_BKINP_Pos)
20554#define TIM15_AF1_BKINP TIM15_AF1_BKINP_Msk
20555#define TIM15_AF1_BKCMP1P_Pos (10U)
20556#define TIM15_AF1_BKCMP1P_Msk (0x1UL << TIM15_AF1_BKCMP1P_Pos)
20557#define TIM15_AF1_BKCMP1P TIM15_AF1_BKCMP1P_Msk
20558#define TIM15_AF1_BKCMP2P_Pos (11U)
20559#define TIM15_AF1_BKCMP2P_Msk (0x1UL << TIM15_AF1_BKCMP2P_Pos)
20560#define TIM15_AF1_BKCMP2P TIM15_AF1_BKCMP2P_Msk
20562/******************* Bit definition for TIM16_ register *********************/
20563#define TIM16_AF1_BKINE_Pos (0U)
20564#define TIM16_AF1_BKINE_Msk (0x1UL << TIM16_AF1_BKINE_Pos)
20565#define TIM16_AF1_BKINE TIM16_AF1_BKINE_Msk
20566#define TIM16_AF1_BKCMP1E_Pos (1U)
20567#define TIM16_AF1_BKCMP1E_Msk (0x1UL << TIM16_AF1_BKCMP1E_Pos)
20568#define TIM16_AF1_BKCMP1E TIM16_AF1_BKCMP1E_Msk
20569#define TIM16_AF1_BKCMP2E_Pos (2U)
20570#define TIM16_AF1_BKCMP2E_Msk (0x1UL << TIM16_AF1_BKCMP2E_Pos)
20571#define TIM16_AF1_BKCMP2E TIM16_AF1_BKCMP2E_Msk
20572#define TIM16_AF1_BKDF1BK2E_Pos (8U)
20573#define TIM16_AF1_BKDF1BK2E_Msk (0x1UL << TIM16_AF1_BKDF1BK2E_Pos)
20574#define TIM16_AF1_BKDF1BK2E TIM16_AF1_BKDF1BK2E_Msk
20575#define TIM16_AF1_BKINP_Pos (9U)
20576#define TIM16_AF1_BKINP_Msk (0x1UL << TIM16_AF1_BKINP_Pos)
20577#define TIM16_AF1_BKINP TIM16_AF1_BKINP_Msk
20578#define TIM16_AF1_BKCMP1P_Pos (10U)
20579#define TIM16_AF1_BKCMP1P_Msk (0x1UL << TIM16_AF1_BKCMP1P_Pos)
20580#define TIM16_AF1_BKCMP1P TIM16_AF1_BKCMP1P_Msk
20581#define TIM16_AF1_BKCMP2P_Pos (11U)
20582#define TIM16_AF1_BKCMP2P_Msk (0x1UL << TIM16_AF1_BKCMP2P_Pos)
20583#define TIM16_AF1_BKCMP2P TIM16_AF1_BKCMP2P_Msk
20585/******************* Bit definition for TIM17_AF1 register *********************/
20586#define TIM17_AF1_BKINE_Pos (0U)
20587#define TIM17_AF1_BKINE_Msk (0x1UL << TIM17_AF1_BKINE_Pos)
20588#define TIM17_AF1_BKINE TIM17_AF1_BKINE_Msk
20589#define TIM17_AF1_BKCMP1E_Pos (1U)
20590#define TIM17_AF1_BKCMP1E_Msk (0x1UL << TIM17_AF1_BKCMP1E_Pos)
20591#define TIM17_AF1_BKCMP1E TIM17_AF1_BKCMP1E_Msk
20592#define TIM17_AF1_BKCMP2E_Pos (2U)
20593#define TIM17_AF1_BKCMP2E_Msk (0x1UL << TIM17_AF1_BKCMP2E_Pos)
20594#define TIM17_AF1_BKCMP2E TIM17_AF1_BKCMP2E_Msk
20595#define TIM17_AF1_BKDF1BK2E_Pos (8U)
20596#define TIM17_AF1_BKDF1BK2E_Msk (0x1UL << TIM17_AF1_BKDF1BK2E_Pos)
20597#define TIM17_AF1_BKDF1BK2E TIM17_AF1_BKDF1BK2E_Msk
20598#define TIM17_AF1_BKINP_Pos (9U)
20599#define TIM17_AF1_BKINP_Msk (0x1UL << TIM17_AF1_BKINP_Pos)
20600#define TIM17_AF1_BKINP TIM17_AF1_BKINP_Msk
20601#define TIM17_AF1_BKCMP1P_Pos (10U)
20602#define TIM17_AF1_BKCMP1P_Msk (0x1UL << TIM17_AF1_BKCMP1P_Pos)
20603#define TIM17_AF1_BKCMP1P TIM17_AF1_BKCMP1P_Msk
20604#define TIM17_AF1_BKCMP2P_Pos (11U)
20605#define TIM17_AF1_BKCMP2P_Msk (0x1UL << TIM17_AF1_BKCMP2P_Pos)
20606#define TIM17_AF1_BKCMP2P TIM17_AF1_BKCMP2P_Msk
20608/******************************************************************************/
20609/* */
20610/* Low Power Timer (LPTTIM) */
20611/* */
20612/******************************************************************************/
20613/****************** Bit definition for LPTIM_ISR register *******************/
20614#define LPTIM_ISR_CMPM_Pos (0U)
20615#define LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)
20616#define LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk
20617#define LPTIM_ISR_ARRM_Pos (1U)
20618#define LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)
20619#define LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk
20620#define LPTIM_ISR_EXTTRIG_Pos (2U)
20621#define LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)
20622#define LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk
20623#define LPTIM_ISR_CMPOK_Pos (3U)
20624#define LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)
20625#define LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk
20626#define LPTIM_ISR_ARROK_Pos (4U)
20627#define LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)
20628#define LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk
20629#define LPTIM_ISR_UP_Pos (5U)
20630#define LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)
20631#define LPTIM_ISR_UP LPTIM_ISR_UP_Msk
20632#define LPTIM_ISR_DOWN_Pos (6U)
20633#define LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)
20634#define LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk
20636/****************** Bit definition for LPTIM_ICR register *******************/
20637#define LPTIM_ICR_CMPMCF_Pos (0U)
20638#define LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)
20639#define LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk
20640#define LPTIM_ICR_ARRMCF_Pos (1U)
20641#define LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)
20642#define LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk
20643#define LPTIM_ICR_EXTTRIGCF_Pos (2U)
20644#define LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)
20645#define LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk
20646#define LPTIM_ICR_CMPOKCF_Pos (3U)
20647#define LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)
20648#define LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk
20649#define LPTIM_ICR_ARROKCF_Pos (4U)
20650#define LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)
20651#define LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk
20652#define LPTIM_ICR_UPCF_Pos (5U)
20653#define LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)
20654#define LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk
20655#define LPTIM_ICR_DOWNCF_Pos (6U)
20656#define LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)
20657#define LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk
20659/****************** Bit definition for LPTIM_IER register ********************/
20660#define LPTIM_IER_CMPMIE_Pos (0U)
20661#define LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)
20662#define LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk
20663#define LPTIM_IER_ARRMIE_Pos (1U)
20664#define LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)
20665#define LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk
20666#define LPTIM_IER_EXTTRIGIE_Pos (2U)
20667#define LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)
20668#define LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk
20669#define LPTIM_IER_CMPOKIE_Pos (3U)
20670#define LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)
20671#define LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk
20672#define LPTIM_IER_ARROKIE_Pos (4U)
20673#define LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)
20674#define LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk
20675#define LPTIM_IER_UPIE_Pos (5U)
20676#define LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)
20677#define LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk
20678#define LPTIM_IER_DOWNIE_Pos (6U)
20679#define LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)
20680#define LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk
20682/****************** Bit definition for LPTIM_CFGR register *******************/
20683#define LPTIM_CFGR_CKSEL_Pos (0U)
20684#define LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)
20685#define LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk
20687#define LPTIM_CFGR_CKPOL_Pos (1U)
20688#define LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)
20689#define LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk
20690#define LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)
20691#define LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)
20693#define LPTIM_CFGR_CKFLT_Pos (3U)
20694#define LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)
20695#define LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk
20696#define LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)
20697#define LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)
20699#define LPTIM_CFGR_TRGFLT_Pos (6U)
20700#define LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)
20701#define LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk
20702#define LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)
20703#define LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)
20705#define LPTIM_CFGR_PRESC_Pos (9U)
20706#define LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)
20707#define LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk
20708#define LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)
20709#define LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)
20710#define LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)
20712#define LPTIM_CFGR_TRIGSEL_Pos (13U)
20713#define LPTIM_CFGR_TRIGSEL_Msk (0x7UL << LPTIM_CFGR_TRIGSEL_Pos)
20714#define LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk
20715#define LPTIM_CFGR_TRIGSEL_0 (0x1UL << LPTIM_CFGR_TRIGSEL_Pos)
20716#define LPTIM_CFGR_TRIGSEL_1 (0x2UL << LPTIM_CFGR_TRIGSEL_Pos)
20717#define LPTIM_CFGR_TRIGSEL_2 (0x4UL << LPTIM_CFGR_TRIGSEL_Pos)
20719#define LPTIM_CFGR_TRIGEN_Pos (17U)
20720#define LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)
20721#define LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk
20722#define LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)
20723#define LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)
20725#define LPTIM_CFGR_TIMOUT_Pos (19U)
20726#define LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)
20727#define LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk
20728#define LPTIM_CFGR_WAVE_Pos (20U)
20729#define LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)
20730#define LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk
20731#define LPTIM_CFGR_WAVPOL_Pos (21U)
20732#define LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)
20733#define LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk
20734#define LPTIM_CFGR_PRELOAD_Pos (22U)
20735#define LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)
20736#define LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk
20737#define LPTIM_CFGR_COUNTMODE_Pos (23U)
20738#define LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)
20739#define LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk
20740#define LPTIM_CFGR_ENC_Pos (24U)
20741#define LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)
20742#define LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk
20744/****************** Bit definition for LPTIM_CR register ********************/
20745#define LPTIM_CR_ENABLE_Pos (0U)
20746#define LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)
20747#define LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk
20748#define LPTIM_CR_SNGSTRT_Pos (1U)
20749#define LPTIM_CR_SNGSTRT_Msk (0x40001UL << LPTIM_CR_SNGSTRT_Pos)
20750#define LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk
20751#define LPTIM_CR_CNTSTRT_Pos (2U)
20752#define LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)
20753#define LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk
20754#define LPTIM_CR_COUNTRST_Pos (3U)
20755#define LPTIM_CR_COUNTRST_Msk (0x1UL << LPTIM_CR_COUNTRST_Pos)
20756#define LPTIM_CR_COUNTRST LPTIM_CR_COUNTRST_Msk
20757#define LPTIM_CR_RSTARE_Pos (4U)
20758#define LPTIM_CR_RSTARE_Msk (0x1UL << LPTIM_CR_RSTARE_Pos)
20759#define LPTIM_CR_RSTARE LPTIM_CR_RSTARE_Msk
20762/****************** Bit definition for LPTIM_CMP register *******************/
20763#define LPTIM_CMP_CMP_Pos (0U)
20764#define LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)
20765#define LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk
20767/****************** Bit definition for LPTIM_ARR register *******************/
20768#define LPTIM_ARR_ARR_Pos (0U)
20769#define LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)
20770#define LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk
20772/****************** Bit definition for LPTIM_CNT register *******************/
20773#define LPTIM_CNT_CNT_Pos (0U)
20774#define LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)
20775#define LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk
20777/****************** Bit definition for LPTIM_CFGR2 register *****************/
20778#define LPTIM_CFGR2_IN1SEL_Pos (0U)
20779#define LPTIM_CFGR2_IN1SEL_Msk (0x3UL << LPTIM_CFGR2_IN1SEL_Pos)
20780#define LPTIM_CFGR2_IN1SEL LPTIM_CFGR2_IN1SEL_Msk
20781#define LPTIM_CFGR2_IN1SEL_0 (0x1UL << LPTIM_CFGR2_IN1SEL_Pos)
20782#define LPTIM_CFGR2_IN1SEL_1 (0x2UL << LPTIM_CFGR2_IN1SEL_Pos)
20783#define LPTIM_CFGR2_IN2SEL_Pos (4U)
20784#define LPTIM_CFGR2_IN2SEL_Msk (0x3UL << LPTIM_CFGR2_IN2SEL_Pos)
20785#define LPTIM_CFGR2_IN2SEL LPTIM_CFGR2_IN2SEL_Msk
20786#define LPTIM_CFGR2_IN2SEL_0 (0x1UL << LPTIM_CFGR2_IN2SEL_Pos)
20787#define LPTIM_CFGR2_IN2SEL_1 (0x2UL << LPTIM_CFGR2_IN2SEL_Pos)
20789/******************************************************************************/
20790/* */
20791/* OCTOSPI */
20792/* */
20793/******************************************************************************/
20794/***************** Bit definition for OCTOSPI_CR register *******************/
20795#define OCTOSPI_CR_EN_Pos (0U)
20796#define OCTOSPI_CR_EN_Msk (0x1UL << OCTOSPI_CR_EN_Pos)
20797#define OCTOSPI_CR_EN OCTOSPI_CR_EN_Msk
20798#define OCTOSPI_CR_ABORT_Pos (1U)
20799#define OCTOSPI_CR_ABORT_Msk (0x1UL << OCTOSPI_CR_ABORT_Pos)
20800#define OCTOSPI_CR_ABORT OCTOSPI_CR_ABORT_Msk
20801#define OCTOSPI_CR_DMAEN_Pos (2U)
20802#define OCTOSPI_CR_DMAEN_Msk (0x1UL << OCTOSPI_CR_DMAEN_Pos)
20803#define OCTOSPI_CR_DMAEN OCTOSPI_CR_DMAEN_Msk
20804#define OCTOSPI_CR_TCEN_Pos (3U)
20805#define OCTOSPI_CR_TCEN_Msk (0x1UL << OCTOSPI_CR_TCEN_Pos)
20806#define OCTOSPI_CR_TCEN OCTOSPI_CR_TCEN_Msk
20807#define OCTOSPI_CR_DQM_Pos (6U)
20808#define OCTOSPI_CR_DQM_Msk (0x1UL << OCTOSPI_CR_DQM_Pos)
20809#define OCTOSPI_CR_DQM OCTOSPI_CR_DQM_Msk
20810#define OCTOSPI_CR_FSEL_Pos (7U)
20811#define OCTOSPI_CR_FSEL_Msk (0x1UL << OCTOSPI_CR_FSEL_Pos)
20812#define OCTOSPI_CR_FSEL OCTOSPI_CR_FSEL_Msk
20813#define OCTOSPI_CR_FTHRES_Pos (8U)
20814#define OCTOSPI_CR_FTHRES_Msk (0x1FUL << OCTOSPI_CR_FTHRES_Pos)
20815#define OCTOSPI_CR_FTHRES OCTOSPI_CR_FTHRES_Msk
20816#define OCTOSPI_CR_TEIE_Pos (16U)
20817#define OCTOSPI_CR_TEIE_Msk (0x1UL << OCTOSPI_CR_TEIE_Pos)
20818#define OCTOSPI_CR_TEIE OCTOSPI_CR_TEIE_Msk
20819#define OCTOSPI_CR_TCIE_Pos (17U)
20820#define OCTOSPI_CR_TCIE_Msk (0x1UL << OCTOSPI_CR_TCIE_Pos)
20821#define OCTOSPI_CR_TCIE OCTOSPI_CR_TCIE_Msk
20822#define OCTOSPI_CR_FTIE_Pos (18U)
20823#define OCTOSPI_CR_FTIE_Msk (0x1UL << OCTOSPI_CR_FTIE_Pos)
20824#define OCTOSPI_CR_FTIE OCTOSPI_CR_FTIE_Msk
20825#define OCTOSPI_CR_SMIE_Pos (19U)
20826#define OCTOSPI_CR_SMIE_Msk (0x1UL << OCTOSPI_CR_SMIE_Pos)
20827#define OCTOSPI_CR_SMIE OCTOSPI_CR_SMIE_Msk
20828#define OCTOSPI_CR_TOIE_Pos (20U)
20829#define OCTOSPI_CR_TOIE_Msk (0x1UL << OCTOSPI_CR_TOIE_Pos)
20830#define OCTOSPI_CR_TOIE OCTOSPI_CR_TOIE_Msk
20831#define OCTOSPI_CR_APMS_Pos (22U)
20832#define OCTOSPI_CR_APMS_Msk (0x1UL << OCTOSPI_CR_APMS_Pos)
20833#define OCTOSPI_CR_APMS OCTOSPI_CR_APMS_Msk
20834#define OCTOSPI_CR_PMM_Pos (23U)
20835#define OCTOSPI_CR_PMM_Msk (0x1UL << OCTOSPI_CR_PMM_Pos)
20836#define OCTOSPI_CR_PMM OCTOSPI_CR_PMM_Msk
20837#define OCTOSPI_CR_FMODE_Pos (28U)
20838#define OCTOSPI_CR_FMODE_Msk (0x3UL << OCTOSPI_CR_FMODE_Pos)
20839#define OCTOSPI_CR_FMODE OCTOSPI_CR_FMODE_Msk
20840#define OCTOSPI_CR_FMODE_0 (0x1UL << OCTOSPI_CR_FMODE_Pos)
20841#define OCTOSPI_CR_FMODE_1 (0x2UL << OCTOSPI_CR_FMODE_Pos)
20843/**************** Bit definition for OCTOSPI_DCR1 register ******************/
20844#define OCTOSPI_DCR1_CKMODE_Pos (0U)
20845#define OCTOSPI_DCR1_CKMODE_Msk (0x1UL << OCTOSPI_DCR1_CKMODE_Pos)
20846#define OCTOSPI_DCR1_CKMODE OCTOSPI_DCR1_CKMODE_Msk
20847#define OCTOSPI_DCR1_FRCK_Pos (1U)
20848#define OCTOSPI_DCR1_FRCK_Msk (0x1UL << OCTOSPI_DCR1_FRCK_Pos)
20849#define OCTOSPI_DCR1_FRCK OCTOSPI_DCR1_FRCK_Msk
20850#define OCTOSPI_DCR1_DLYBYP_Pos (3U)
20851#define OCTOSPI_DCR1_DLYBYP_Msk (0x1UL << OCTOSPI_DCR1_DLYBYP_Pos)
20852#define OCTOSPI_DCR1_DLYBYP OCTOSPI_DCR1_DLYBYP_Msk
20853#define OCTOSPI_DCR1_CSHT_Pos (8U)
20854#define OCTOSPI_DCR1_CSHT_Msk (0x7UL << OCTOSPI_DCR1_CSHT_Pos)
20855#define OCTOSPI_DCR1_CSHT OCTOSPI_DCR1_CSHT_Msk
20856#define OCTOSPI_DCR1_DEVSIZE_Pos (16U)
20857#define OCTOSPI_DCR1_DEVSIZE_Msk (0x1FUL << OCTOSPI_DCR1_DEVSIZE_Pos)
20858#define OCTOSPI_DCR1_DEVSIZE OCTOSPI_DCR1_DEVSIZE_Msk
20859#define OCTOSPI_DCR1_MTYP_Pos (24U)
20860#define OCTOSPI_DCR1_MTYP_Msk (0x7UL << OCTOSPI_DCR1_MTYP_Pos)
20861#define OCTOSPI_DCR1_MTYP OCTOSPI_DCR1_MTYP_Msk
20862#define OCTOSPI_DCR1_MTYP_0 (0x1UL << OCTOSPI_DCR1_MTYP_Pos)
20863#define OCTOSPI_DCR1_MTYP_1 (0x2UL << OCTOSPI_DCR1_MTYP_Pos)
20864#define OCTOSPI_DCR1_MTYP_2 (0x4UL << OCTOSPI_DCR1_MTYP_Pos)
20866/* Legacy define */
20867#define OCTOSPI_DCR1_CKCSHT_Pos (4U)
20868#define OCTOSPI_DCR1_CKCSHT_Msk (0x7UL << OCTOSPI_DCR1_CKCSHT_Pos)
20869#define OCTOSPI_DCR1_CKCSHT OCTOSPI_DCR1_CKCSHT_Msk
20871/**************** Bit definition for OCTOSPI_DCR2 register ******************/
20872#define OCTOSPI_DCR2_PRESCALER_Pos (0U)
20873#define OCTOSPI_DCR2_PRESCALER_Msk (0xFFUL << OCTOSPI_DCR2_PRESCALER_Pos)
20874#define OCTOSPI_DCR2_PRESCALER OCTOSPI_DCR2_PRESCALER_Msk
20875#define OCTOSPI_DCR2_WRAPSIZE_Pos (16U)
20876#define OCTOSPI_DCR2_WRAPSIZE_Msk (0x7UL << OCTOSPI_DCR2_WRAPSIZE_Pos)
20877#define OCTOSPI_DCR2_WRAPSIZE OCTOSPI_DCR2_WRAPSIZE_Msk
20878#define OCTOSPI_DCR2_WRAPSIZE_0 (0x1UL << OCTOSPI_DCR2_WRAPSIZE_Pos)
20879#define OCTOSPI_DCR2_WRAPSIZE_1 (0x2UL << OCTOSPI_DCR2_WRAPSIZE_Pos)
20880#define OCTOSPI_DCR2_WRAPSIZE_2 (0x4UL << OCTOSPI_DCR2_WRAPSIZE_Pos)
20882/**************** Bit definition for OCTOSPI_DCR3 register ******************/
20883#define OCTOSPI_DCR3_MAXTRAN_Pos (0U)
20884#define OCTOSPI_DCR3_MAXTRAN_Msk (0xFFUL << OCTOSPI_DCR3_MAXTRAN_Pos)
20885#define OCTOSPI_DCR3_MAXTRAN OCTOSPI_DCR3_MAXTRAN_Msk
20886#define OCTOSPI_DCR3_CSBOUND_Pos (16U)
20887#define OCTOSPI_DCR3_CSBOUND_Msk (0x1FUL << OCTOSPI_DCR3_CSBOUND_Pos)
20888#define OCTOSPI_DCR3_CSBOUND OCTOSPI_DCR3_CSBOUND_Msk
20890/**************** Bit definition for OCTOSPI_DCR4 register ******************/
20891#define OCTOSPI_DCR4_REFRESH_Pos (0U)
20892#define OCTOSPI_DCR4_REFRESH_Msk (0xFFFFFFFFUL << OCTOSPI_DCR4_REFRESH_Pos)
20893#define OCTOSPI_DCR4_REFRESH OCTOSPI_DCR4_REFRESH_Msk
20895/***************** Bit definition for OCTOSPI_SR register *******************/
20896#define OCTOSPI_SR_TEF_Pos (0U)
20897#define OCTOSPI_SR_TEF_Msk (0x1UL << OCTOSPI_SR_TEF_Pos)
20898#define OCTOSPI_SR_TEF OCTOSPI_SR_TEF_Msk
20899#define OCTOSPI_SR_TCF_Pos (1U)
20900#define OCTOSPI_SR_TCF_Msk (0x1UL << OCTOSPI_SR_TCF_Pos)
20901#define OCTOSPI_SR_TCF OCTOSPI_SR_TCF_Msk
20902#define OCTOSPI_SR_FTF_Pos (2U)
20903#define OCTOSPI_SR_FTF_Msk (0x1UL << OCTOSPI_SR_FTF_Pos)
20904#define OCTOSPI_SR_FTF OCTOSPI_SR_FTF_Msk
20905#define OCTOSPI_SR_SMF_Pos (3U)
20906#define OCTOSPI_SR_SMF_Msk (0x1UL << OCTOSPI_SR_SMF_Pos)
20907#define OCTOSPI_SR_SMF OCTOSPI_SR_SMF_Msk
20908#define OCTOSPI_SR_TOF_Pos (4U)
20909#define OCTOSPI_SR_TOF_Msk (0x1UL << OCTOSPI_SR_TOF_Pos)
20910#define OCTOSPI_SR_TOF OCTOSPI_SR_TOF_Msk
20911#define OCTOSPI_SR_BUSY_Pos (5U)
20912#define OCTOSPI_SR_BUSY_Msk (0x1UL << OCTOSPI_SR_BUSY_Pos)
20913#define OCTOSPI_SR_BUSY OCTOSPI_SR_BUSY_Msk
20914#define OCTOSPI_SR_FLEVEL_Pos (8U)
20915#define OCTOSPI_SR_FLEVEL_Msk (0x3FUL << OCTOSPI_SR_FLEVEL_Pos)
20916#define OCTOSPI_SR_FLEVEL OCTOSPI_SR_FLEVEL_Msk
20918/**************** Bit definition for OCTOSPI_FCR register *******************/
20919#define OCTOSPI_FCR_CTEF_Pos (0U)
20920#define OCTOSPI_FCR_CTEF_Msk (0x1UL << OCTOSPI_FCR_CTEF_Pos)
20921#define OCTOSPI_FCR_CTEF OCTOSPI_FCR_CTEF_Msk
20922#define OCTOSPI_FCR_CTCF_Pos (1U)
20923#define OCTOSPI_FCR_CTCF_Msk (0x1UL << OCTOSPI_FCR_CTCF_Pos)
20924#define OCTOSPI_FCR_CTCF OCTOSPI_FCR_CTCF_Msk
20925#define OCTOSPI_FCR_CSMF_Pos (3U)
20926#define OCTOSPI_FCR_CSMF_Msk (0x1UL << OCTOSPI_FCR_CSMF_Pos)
20927#define OCTOSPI_FCR_CSMF OCTOSPI_FCR_CSMF_Msk
20928#define OCTOSPI_FCR_CTOF_Pos (4U)
20929#define OCTOSPI_FCR_CTOF_Msk (0x1UL << OCTOSPI_FCR_CTOF_Pos)
20930#define OCTOSPI_FCR_CTOF OCTOSPI_FCR_CTOF_Msk
20932/**************** Bit definition for OCTOSPI_DLR register *******************/
20933#define OCTOSPI_DLR_DL_Pos (0U)
20934#define OCTOSPI_DLR_DL_Msk (0xFFFFFFFFUL << OCTOSPI_DLR_DL_Pos)
20935#define OCTOSPI_DLR_DL OCTOSPI_DLR_DL_Msk
20937/***************** Bit definition for OCTOSPI_AR register *******************/
20938#define OCTOSPI_AR_ADDRESS_Pos (0U)
20939#define OCTOSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << OCTOSPI_AR_ADDRESS_Pos)
20940#define OCTOSPI_AR_ADDRESS OCTOSPI_AR_ADDRESS_Msk
20942/***************** Bit definition for OCTOSPI_DR register *******************/
20943#define OCTOSPI_DR_DATA_Pos (0U)
20944#define OCTOSPI_DR_DATA_Msk (0xFFFFFFFFUL << OCTOSPI_DR_DATA_Pos)
20945#define OCTOSPI_DR_DATA OCTOSPI_DR_DATA_Msk
20947/*************** Bit definition for OCTOSPI_PSMKR register ******************/
20948#define OCTOSPI_PSMKR_MASK_Pos (0U)
20949#define OCTOSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << OCTOSPI_PSMKR_MASK_Pos)
20950#define OCTOSPI_PSMKR_MASK OCTOSPI_PSMKR_MASK_Msk
20952/*************** Bit definition for OCTOSPI_PSMAR register ******************/
20953#define OCTOSPI_PSMAR_MATCH_Pos (0U)
20954#define OCTOSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << OCTOSPI_PSMAR_MATCH_Pos)
20955#define OCTOSPI_PSMAR_MATCH OCTOSPI_PSMAR_MATCH_Msk
20957/**************** Bit definition for OCTOSPI_PIR register *******************/
20958#define OCTOSPI_PIR_INTERVAL_Pos (0U)
20959#define OCTOSPI_PIR_INTERVAL_Msk (0xFFFFUL << OCTOSPI_PIR_INTERVAL_Pos)
20960#define OCTOSPI_PIR_INTERVAL OCTOSPI_PIR_INTERVAL_Msk
20962/**************** Bit definition for OCTOSPI_CCR register *******************/
20963#define OCTOSPI_CCR_IMODE_Pos (0U)
20964#define OCTOSPI_CCR_IMODE_Msk (0x7UL << OCTOSPI_CCR_IMODE_Pos)
20965#define OCTOSPI_CCR_IMODE OCTOSPI_CCR_IMODE_Msk
20966#define OCTOSPI_CCR_IMODE_0 (0x1UL << OCTOSPI_CCR_IMODE_Pos)
20967#define OCTOSPI_CCR_IMODE_1 (0x2UL << OCTOSPI_CCR_IMODE_Pos)
20968#define OCTOSPI_CCR_IMODE_2 (0x4UL << OCTOSPI_CCR_IMODE_Pos)
20969#define OCTOSPI_CCR_IDTR_Pos (3U)
20970#define OCTOSPI_CCR_IDTR_Msk (0x1UL << OCTOSPI_CCR_IDTR_Pos)
20971#define OCTOSPI_CCR_IDTR OCTOSPI_CCR_IDTR_Msk
20972#define OCTOSPI_CCR_ISIZE_Pos (4U)
20973#define OCTOSPI_CCR_ISIZE_Msk (0x3UL << OCTOSPI_CCR_ISIZE_Pos)
20974#define OCTOSPI_CCR_ISIZE OCTOSPI_CCR_ISIZE_Msk
20975#define OCTOSPI_CCR_ISIZE_0 (0x1UL << OCTOSPI_CCR_ISIZE_Pos)
20976#define OCTOSPI_CCR_ISIZE_1 (0x2UL << OCTOSPI_CCR_ISIZE_Pos)
20977#define OCTOSPI_CCR_ADMODE_Pos (8U)
20978#define OCTOSPI_CCR_ADMODE_Msk (0x7UL << OCTOSPI_CCR_ADMODE_Pos)
20979#define OCTOSPI_CCR_ADMODE OCTOSPI_CCR_ADMODE_Msk
20980#define OCTOSPI_CCR_ADMODE_0 (0x1UL << OCTOSPI_CCR_ADMODE_Pos)
20981#define OCTOSPI_CCR_ADMODE_1 (0x2UL << OCTOSPI_CCR_ADMODE_Pos)
20982#define OCTOSPI_CCR_ADMODE_2 (0x4UL << OCTOSPI_CCR_ADMODE_Pos)
20983#define OCTOSPI_CCR_ADDTR_Pos (11U)
20984#define OCTOSPI_CCR_ADDTR_Msk (0x1UL << OCTOSPI_CCR_ADDTR_Pos)
20985#define OCTOSPI_CCR_ADDTR OCTOSPI_CCR_ADDTR_Msk
20986#define OCTOSPI_CCR_ADSIZE_Pos (12U)
20987#define OCTOSPI_CCR_ADSIZE_Msk (0x3UL << OCTOSPI_CCR_ADSIZE_Pos)
20988#define OCTOSPI_CCR_ADSIZE OCTOSPI_CCR_ADSIZE_Msk
20989#define OCTOSPI_CCR_ADSIZE_0 (0x1UL << OCTOSPI_CCR_ADSIZE_Pos)
20990#define OCTOSPI_CCR_ADSIZE_1 (0x2UL << OCTOSPI_CCR_ADSIZE_Pos)
20991#define OCTOSPI_CCR_ABMODE_Pos (16U)
20992#define OCTOSPI_CCR_ABMODE_Msk (0x7UL << OCTOSPI_CCR_ABMODE_Pos)
20993#define OCTOSPI_CCR_ABMODE OCTOSPI_CCR_ABMODE_Msk
20994#define OCTOSPI_CCR_ABMODE_0 (0x1UL << OCTOSPI_CCR_ABMODE_Pos)
20995#define OCTOSPI_CCR_ABMODE_1 (0x2UL << OCTOSPI_CCR_ABMODE_Pos)
20996#define OCTOSPI_CCR_ABMODE_2 (0x4UL << OCTOSPI_CCR_ABMODE_Pos)
20997#define OCTOSPI_CCR_ABDTR_Pos (19U)
20998#define OCTOSPI_CCR_ABDTR_Msk (0x1UL << OCTOSPI_CCR_ABDTR_Pos)
20999#define OCTOSPI_CCR_ABDTR OCTOSPI_CCR_ABDTR_Msk
21000#define OCTOSPI_CCR_ABSIZE_Pos (20U)
21001#define OCTOSPI_CCR_ABSIZE_Msk (0x3UL << OCTOSPI_CCR_ABSIZE_Pos)
21002#define OCTOSPI_CCR_ABSIZE OCTOSPI_CCR_ABSIZE_Msk
21003#define OCTOSPI_CCR_ABSIZE_0 (0x1UL << OCTOSPI_CCR_ABSIZE_Pos)
21004#define OCTOSPI_CCR_ABSIZE_1 (0x2UL << OCTOSPI_CCR_ABSIZE_Pos)
21005#define OCTOSPI_CCR_DMODE_Pos (24U)
21006#define OCTOSPI_CCR_DMODE_Msk (0x7UL << OCTOSPI_CCR_DMODE_Pos)
21007#define OCTOSPI_CCR_DMODE OCTOSPI_CCR_DMODE_Msk
21008#define OCTOSPI_CCR_DMODE_0 (0x1UL << OCTOSPI_CCR_DMODE_Pos)
21009#define OCTOSPI_CCR_DMODE_1 (0x2UL << OCTOSPI_CCR_DMODE_Pos)
21010#define OCTOSPI_CCR_DMODE_2 (0x4UL << OCTOSPI_CCR_DMODE_Pos)
21011#define OCTOSPI_CCR_DDTR_Pos (27U)
21012#define OCTOSPI_CCR_DDTR_Msk (0x1UL << OCTOSPI_CCR_DDTR_Pos)
21013#define OCTOSPI_CCR_DDTR OCTOSPI_CCR_DDTR_Msk
21014#define OCTOSPI_CCR_DQSE_Pos (29U)
21015#define OCTOSPI_CCR_DQSE_Msk (0x1UL << OCTOSPI_CCR_DQSE_Pos)
21016#define OCTOSPI_CCR_DQSE OCTOSPI_CCR_DQSE_Msk
21017#define OCTOSPI_CCR_SIOO_Pos (31U)
21018#define OCTOSPI_CCR_SIOO_Msk (0x1UL << OCTOSPI_CCR_SIOO_Pos)
21019#define OCTOSPI_CCR_SIOO OCTOSPI_CCR_SIOO_Msk
21021/**************** Bit definition for OCTOSPI_TCR register *******************/
21022#define OCTOSPI_TCR_DCYC_Pos (0U)
21023#define OCTOSPI_TCR_DCYC_Msk (0x1FUL << OCTOSPI_TCR_DCYC_Pos)
21024#define OCTOSPI_TCR_DCYC OCTOSPI_TCR_DCYC_Msk
21025#define OCTOSPI_TCR_DHQC_Pos (28U)
21026#define OCTOSPI_TCR_DHQC_Msk (0x1UL << OCTOSPI_TCR_DHQC_Pos)
21027#define OCTOSPI_TCR_DHQC OCTOSPI_TCR_DHQC_Msk
21028#define OCTOSPI_TCR_SSHIFT_Pos (30U)
21029#define OCTOSPI_TCR_SSHIFT_Msk (0x1UL << OCTOSPI_TCR_SSHIFT_Pos)
21030#define OCTOSPI_TCR_SSHIFT OCTOSPI_TCR_SSHIFT_Msk
21032/***************** Bit definition for OCTOSPI_IR register *******************/
21033#define OCTOSPI_IR_INSTRUCTION_Pos (0U)
21034#define OCTOSPI_IR_INSTRUCTION_Msk (0xFFFFFFFFUL << OCTOSPI_IR_INSTRUCTION_Pos)
21035#define OCTOSPI_IR_INSTRUCTION OCTOSPI_IR_INSTRUCTION_Msk
21037/**************** Bit definition for OCTOSPI_ABR register *******************/
21038#define OCTOSPI_ABR_ALTERNATE_Pos (0U)
21039#define OCTOSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << OCTOSPI_ABR_ALTERNATE_Pos)
21040#define OCTOSPI_ABR_ALTERNATE OCTOSPI_ABR_ALTERNATE_Msk
21042/**************** Bit definition for OCTOSPI_LPTR register ******************/
21043#define OCTOSPI_LPTR_TIMEOUT_Pos (0U)
21044#define OCTOSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << OCTOSPI_LPTR_TIMEOUT_Pos)
21045#define OCTOSPI_LPTR_TIMEOUT OCTOSPI_LPTR_TIMEOUT_Msk
21047/**************** Bit definition for OCTOSPI_WPCCR register *******************/
21048#define OCTOSPI_WPCCR_IMODE_Pos (0U)
21049#define OCTOSPI_WPCCR_IMODE_Msk (0x7UL << OCTOSPI_WPCCR_IMODE_Pos)
21050#define OCTOSPI_WPCCR_IMODE OCTOSPI_WPCCR_IMODE_Msk
21051#define OCTOSPI_WPCCR_IMODE_0 (0x1UL << OCTOSPI_WPCCR_IMODE_Pos)
21052#define OCTOSPI_WPCCR_IMODE_1 (0x2UL << OCTOSPI_WPCCR_IMODE_Pos)
21053#define OCTOSPI_WPCCR_IMODE_2 (0x4UL << OCTOSPI_WPCCR_IMODE_Pos)
21054#define OCTOSPI_WPCCR_IDTR_Pos (3U)
21055#define OCTOSPI_WPCCR_IDTR_Msk (0x1UL << OCTOSPI_WPCCR_IDTR_Pos)
21056#define OCTOSPI_WPCCR_IDTR OCTOSPI_WPCCR_IDTR_Msk
21057#define OCTOSPI_WPCCR_ISIZE_Pos (4U)
21058#define OCTOSPI_WPCCR_ISIZE_Msk (0x3UL << OCTOSPI_WPCCR_ISIZE_Pos)
21059#define OCTOSPI_WPCCR_ISIZE OCTOSPI_WPCCR_ISIZE_Msk
21060#define OCTOSPI_WPCCR_ISIZE_0 (0x1UL << OCTOSPI_WPCCR_ISIZE_Pos)
21061#define OCTOSPI_WPCCR_ISIZE_1 (0x2UL << OCTOSPI_WPCCR_ISIZE_Pos)
21062#define OCTOSPI_WPCCR_ADMODE_Pos (8U)
21063#define OCTOSPI_WPCCR_ADMODE_Msk (0x7UL << OCTOSPI_WPCCR_ADMODE_Pos)
21064#define OCTOSPI_WPCCR_ADMODE OCTOSPI_WPCCR_ADMODE_Msk
21065#define OCTOSPI_WPCCR_ADMODE_0 (0x1UL << OCTOSPI_WPCCR_ADMODE_Pos)
21066#define OCTOSPI_WPCCR_ADMODE_1 (0x2UL << OCTOSPI_WPCCR_ADMODE_Pos)
21067#define OCTOSPI_WPCCR_ADMODE_2 (0x4UL << OCTOSPI_WPCCR_ADMODE_Pos)
21068#define OCTOSPI_WPCCR_ADDTR_Pos (11U)
21069#define OCTOSPI_WPCCR_ADDTR_Msk (0x1UL << OCTOSPI_WPCCR_ADDTR_Pos)
21070#define OCTOSPI_WPCCR_ADDTR OCTOSPI_WPCCR_ADDTR_Msk
21071#define OCTOSPI_WPCCR_ADSIZE_Pos (12U)
21072#define OCTOSPI_WPCCR_ADSIZE_Msk (0x3UL << OCTOSPI_WPCCR_ADSIZE_Pos)
21073#define OCTOSPI_WPCCR_ADSIZE OCTOSPI_WPCCR_ADSIZE_Msk
21074#define OCTOSPI_WPCCR_ADSIZE_0 (0x1UL << OCTOSPI_WPCCR_ADSIZE_Pos)
21075#define OCTOSPI_WPCCR_ADSIZE_1 (0x2UL << OCTOSPI_WPCCR_ADSIZE_Pos)
21076#define OCTOSPI_WPCCR_ABMODE_Pos (16U)
21077#define OCTOSPI_WPCCR_ABMODE_Msk (0x7UL << OCTOSPI_WPCCR_ABMODE_Pos)
21078#define OCTOSPI_WPCCR_ABMODE OCTOSPI_WPCCR_ABMODE_Msk
21079#define OCTOSPI_WPCCR_ABMODE_0 (0x1UL << OCTOSPI_WPCCR_ABMODE_Pos)
21080#define OCTOSPI_WPCCR_ABMODE_1 (0x2UL << OCTOSPI_WPCCR_ABMODE_Pos)
21081#define OCTOSPI_WPCCR_ABMODE_2 (0x4UL << OCTOSPI_WPCCR_ABMODE_Pos)
21082#define OCTOSPI_WPCCR_ABDTR_Pos (19U)
21083#define OCTOSPI_WPCCR_ABDTR_Msk (0x1UL << OCTOSPI_WPCCR_ABDTR_Pos)
21084#define OCTOSPI_WPCCR_ABDTR OCTOSPI_WPCCR_ABDTR_Msk
21085#define OCTOSPI_WPCCR_ABSIZE_Pos (20U)
21086#define OCTOSPI_WPCCR_ABSIZE_Msk (0x3UL << OCTOSPI_WPCCR_ABSIZE_Pos)
21087#define OCTOSPI_WPCCR_ABSIZE OCTOSPI_WPCCR_ABSIZE_Msk
21088#define OCTOSPI_WPCCR_ABSIZE_0 (0x1UL << OCTOSPI_WPCCR_ABSIZE_Pos)
21089#define OCTOSPI_WPCCR_ABSIZE_1 (0x2UL << OCTOSPI_WPCCR_ABSIZE_Pos)
21090#define OCTOSPI_WPCCR_DMODE_Pos (24U)
21091#define OCTOSPI_WPCCR_DMODE_Msk (0x7UL << OCTOSPI_WPCCR_DMODE_Pos)
21092#define OCTOSPI_WPCCR_DMODE OCTOSPI_WPCCR_DMODE_Msk
21093#define OCTOSPI_WPCCR_DMODE_0 (0x1UL << OCTOSPI_WPCCR_DMODE_Pos)
21094#define OCTOSPI_WPCCR_DMODE_1 (0x2UL << OCTOSPI_WPCCR_DMODE_Pos)
21095#define OCTOSPI_WPCCR_DMODE_2 (0x4UL << OCTOSPI_WPCCR_DMODE_Pos)
21096#define OCTOSPI_WPCCR_DDTR_Pos (27U)
21097#define OCTOSPI_WPCCR_DDTR_Msk (0x1UL << OCTOSPI_WPCCR_DDTR_Pos)
21098#define OCTOSPI_WPCCR_DDTR OCTOSPI_WPCCR_DDTR_Msk
21099#define OCTOSPI_WPCCR_DQSE_Pos (29U)
21100#define OCTOSPI_WPCCR_DQSE_Msk (0x1UL << OCTOSPI_WPCCR_DQSE_Pos)
21101#define OCTOSPI_WPCCR_DQSE OCTOSPI_WPCCR_DQSE_Msk
21102#define OCTOSPI_WPCCR_SIOO_Pos (31U)
21103#define OCTOSPI_WPCCR_SIOO_Msk (0x1UL << OCTOSPI_WPCCR_SIOO_Pos)
21104#define OCTOSPI_WPCCR_SIOO OCTOSPI_WPCCR_SIOO_Msk
21106/**************** Bit definition for OCTOSPI_WPTCR register *******************/
21107#define OCTOSPI_WPTCR_DCYC_Pos (0U)
21108#define OCTOSPI_WPTCR_DCYC_Msk (0x1FUL << OCTOSPI_WPTCR_DCYC_Pos)
21109#define OCTOSPI_WPTCR_DCYC OCTOSPI_WPTCR_DCYC_Msk
21110#define OCTOSPI_WPTCR_DHQC_Pos (28U)
21111#define OCTOSPI_WPTCR_DHQC_Msk (0x1UL << OCTOSPI_WPTCR_DHQC_Pos)
21112#define OCTOSPI_WPTCR_DHQC OCTOSPI_WPTCR_DHQC_Msk
21113#define OCTOSPI_WPTCR_SSHIFT_Pos (30U)
21114#define OCTOSPI_WPTCR_SSHIFT_Msk (0x1UL << OCTOSPI_WPTCR_SSHIFT_Pos)
21115#define OCTOSPI_WPTCR_SSHIFT OCTOSPI_WPTCR_SSHIFT_Msk
21117/***************** Bit definition for OCTOSPI_WPIR register *******************/
21118#define OCTOSPI_WPIR_INSTRUCTION_Pos (0U)
21119#define OCTOSPI_WPIR_INSTRUCTION_Msk (0xFFFFFFFFUL << OCTOSPI_WPIR_INSTRUCTION_Pos)
21120#define OCTOSPI_WPIR_INSTRUCTION OCTOSPI_WPIR_INSTRUCTION_Msk
21122/**************** Bit definition for OCTOSPI_WPABR register *******************/
21123#define OCTOSPI_WPABR_ALTERNATE_Pos (0U)
21124#define OCTOSPI_WPABR_ALTERNATE_Msk (0xFFFFFFFFUL << OCTOSPI_WPABR_ALTERNATE_Pos)
21125#define OCTOSPI_WPABR_ALTERNATE OCTOSPI_WPABR_ALTERNATE_Msk
21127/**************** Bit definition for OCTOSPI_WCCR register ******************/
21128#define OCTOSPI_WCCR_IMODE_Pos (0U)
21129#define OCTOSPI_WCCR_IMODE_Msk (0x7UL << OCTOSPI_WCCR_IMODE_Pos)
21130#define OCTOSPI_WCCR_IMODE OCTOSPI_WCCR_IMODE_Msk
21131#define OCTOSPI_WCCR_IMODE_0 (0x1UL << OCTOSPI_WCCR_IMODE_Pos)
21132#define OCTOSPI_WCCR_IMODE_1 (0x2UL << OCTOSPI_WCCR_IMODE_Pos)
21133#define OCTOSPI_WCCR_IMODE_2 (0x4UL << OCTOSPI_WCCR_IMODE_Pos)
21134#define OCTOSPI_WCCR_IDTR_Pos (3U)
21135#define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos)
21136#define OCTOSPI_WCCR_IDTR OCTOSPI_WCCR_IDTR_Msk
21137#define OCTOSPI_WCCR_ISIZE_Pos (4U)
21138#define OCTOSPI_WCCR_ISIZE_Msk (0x3UL << OCTOSPI_WCCR_ISIZE_Pos)
21139#define OCTOSPI_WCCR_ISIZE OCTOSPI_WCCR_ISIZE_Msk
21140#define OCTOSPI_WCCR_ISIZE_0 (0x1UL << OCTOSPI_WCCR_ISIZE_Pos)
21141#define OCTOSPI_WCCR_ISIZE_1 (0x2UL << OCTOSPI_WCCR_ISIZE_Pos)
21142#define OCTOSPI_WCCR_ADMODE_Pos (8U)
21143#define OCTOSPI_WCCR_ADMODE_Msk (0x7UL << OCTOSPI_WCCR_ADMODE_Pos)
21144#define OCTOSPI_WCCR_ADMODE OCTOSPI_WCCR_ADMODE_Msk
21145#define OCTOSPI_WCCR_ADMODE_0 (0x1UL << OCTOSPI_WCCR_ADMODE_Pos)
21146#define OCTOSPI_WCCR_ADMODE_1 (0x2UL << OCTOSPI_WCCR_ADMODE_Pos)
21147#define OCTOSPI_WCCR_ADMODE_2 (0x4UL << OCTOSPI_WCCR_ADMODE_Pos)
21148#define OCTOSPI_WCCR_ADDTR_Pos (11U)
21149#define OCTOSPI_WCCR_ADDTR_Msk (0x1UL << OCTOSPI_WCCR_ADDTR_Pos)
21150#define OCTOSPI_WCCR_ADDTR OCTOSPI_WCCR_ADDTR_Msk
21151#define OCTOSPI_WCCR_ADSIZE_Pos (12U)
21152#define OCTOSPI_WCCR_ADSIZE_Msk (0x3UL << OCTOSPI_WCCR_ADSIZE_Pos)
21153#define OCTOSPI_WCCR_ADSIZE OCTOSPI_WCCR_ADSIZE_Msk
21154#define OCTOSPI_WCCR_ADSIZE_0 (0x1UL << OCTOSPI_WCCR_ADSIZE_Pos)
21155#define OCTOSPI_WCCR_ADSIZE_1 (0x2UL << OCTOSPI_WCCR_ADSIZE_Pos)
21156#define OCTOSPI_WCCR_ABMODE_Pos (16U)
21157#define OCTOSPI_WCCR_ABMODE_Msk (0x7UL << OCTOSPI_WCCR_ABMODE_Pos)
21158#define OCTOSPI_WCCR_ABMODE OCTOSPI_WCCR_ABMODE_Msk
21159#define OCTOSPI_WCCR_ABMODE_0 (0x1UL << OCTOSPI_WCCR_ABMODE_Pos)
21160#define OCTOSPI_WCCR_ABMODE_1 (0x2UL << OCTOSPI_WCCR_ABMODE_Pos)
21161#define OCTOSPI_WCCR_ABMODE_2 (0x4UL << OCTOSPI_WCCR_ABMODE_Pos)
21162#define OCTOSPI_WCCR_ABDTR_Pos (19U)
21163#define OCTOSPI_WCCR_ABDTR_Msk (0x1UL << OCTOSPI_WCCR_ABDTR_Pos)
21164#define OCTOSPI_WCCR_ABDTR OCTOSPI_WCCR_ABDTR_Msk
21165#define OCTOSPI_WCCR_ABSIZE_Pos (20U)
21166#define OCTOSPI_WCCR_ABSIZE_Msk (0x3UL << OCTOSPI_WCCR_ABSIZE_Pos)
21167#define OCTOSPI_WCCR_ABSIZE OCTOSPI_WCCR_ABSIZE_Msk
21168#define OCTOSPI_WCCR_ABSIZE_0 (0x1UL << OCTOSPI_WCCR_ABSIZE_Pos)
21169#define OCTOSPI_WCCR_ABSIZE_1 (0x2UL << OCTOSPI_WCCR_ABSIZE_Pos)
21170#define OCTOSPI_WCCR_DMODE_Pos (24U)
21171#define OCTOSPI_WCCR_DMODE_Msk (0x7UL << OCTOSPI_WCCR_DMODE_Pos)
21172#define OCTOSPI_WCCR_DMODE OCTOSPI_WCCR_DMODE_Msk
21173#define OCTOSPI_WCCR_DMODE_0 (0x1UL << OCTOSPI_WCCR_DMODE_Pos)
21174#define OCTOSPI_WCCR_DMODE_1 (0x2UL << OCTOSPI_WCCR_DMODE_Pos)
21175#define OCTOSPI_WCCR_DMODE_2 (0x4UL << OCTOSPI_WCCR_DMODE_Pos)
21176#define OCTOSPI_WCCR_DDTR_Pos (27U)
21177#define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos)
21178#define OCTOSPI_WCCR_DDTR OCTOSPI_WCCR_DDTR_Msk
21179#define OCTOSPI_WCCR_DQSE_Pos (29U)
21180#define OCTOSPI_WCCR_DQSE_Msk (0x1UL << OCTOSPI_WCCR_DQSE_Pos)
21181#define OCTOSPI_WCCR_DQSE OCTOSPI_WCCR_DQSE_Msk
21182#define OCTOSPI_WCCR_SIOO_Pos (31U)
21183#define OCTOSPI_WCCR_SIOO_Msk (0x1UL << OCTOSPI_WCCR_SIOO_Pos)
21184#define OCTOSPI_WCCR_SIOO OCTOSPI_WCCR_SIOO_Msk
21186/**************** Bit definition for OCTOSPI_WTCR register ******************/
21187#define OCTOSPI_WTCR_DCYC_Pos (0U)
21188#define OCTOSPI_WTCR_DCYC_Msk (0x1FUL << OCTOSPI_WTCR_DCYC_Pos)
21189#define OCTOSPI_WTCR_DCYC OCTOSPI_WTCR_DCYC_Msk
21191/**************** Bit definition for OCTOSPI_WIR register *******************/
21192#define OCTOSPI_WIR_INSTRUCTION_Pos (0U)
21193#define OCTOSPI_WIR_INSTRUCTION_Msk (0xFFFFFFFFUL << OCTOSPI_WIR_INSTRUCTION_Pos)
21194#define OCTOSPI_WIR_INSTRUCTION OCTOSPI_WIR_INSTRUCTION_Msk
21196/**************** Bit definition for OCTOSPI_WABR register ******************/
21197#define OCTOSPI_WABR_ALTERNATE_Pos (0U)
21198#define OCTOSPI_WABR_ALTERNATE_Msk (0xFFFFFFFFUL << OCTOSPI_WABR_ALTERNATE_Pos)
21199#define OCTOSPI_WABR_ALTERNATE OCTOSPI_WABR_ALTERNATE_Msk
21201/**************** Bit definition for OCTOSPI_HLCR register ******************/
21202#define OCTOSPI_HLCR_LM_Pos (0U)
21203#define OCTOSPI_HLCR_LM_Msk (0x1UL << OCTOSPI_HLCR_LM_Pos)
21204#define OCTOSPI_HLCR_LM OCTOSPI_HLCR_LM_Msk
21205#define OCTOSPI_HLCR_WZL_Pos (1U)
21206#define OCTOSPI_HLCR_WZL_Msk (0x1UL << OCTOSPI_HLCR_WZL_Pos)
21207#define OCTOSPI_HLCR_WZL OCTOSPI_HLCR_WZL_Msk
21208#define OCTOSPI_HLCR_TACC_Pos (8U)
21209#define OCTOSPI_HLCR_TACC_Msk (0xFFUL << OCTOSPI_HLCR_TACC_Pos)
21210#define OCTOSPI_HLCR_TACC OCTOSPI_HLCR_TACC_Msk
21211#define OCTOSPI_HLCR_TRWR_Pos (16U)
21212#define OCTOSPI_HLCR_TRWR_Msk (0xFFUL << OCTOSPI_HLCR_TRWR_Pos)
21213#define OCTOSPI_HLCR_TRWR OCTOSPI_HLCR_TRWR_Msk
21215/**************** Bit definition for OCTOSPI_VER register *******************/
21216#define OCTOSPI_VER_VER_Pos (0U)
21217#define OCTOSPI_VER_VER_Msk (0xFFUL << OCTOSPI_VER_VER_Pos)
21218#define OCTOSPI_VER_VER OCTOSPI_VER_VER_Msk
21220/***************** Bit definition for OCTOSPI_ID register *******************/
21221#define OCTOSPI_ID_ID_Pos (0U)
21222#define OCTOSPI_ID_ID_Msk (0xFFFFFFFFUL << OCTOSPI_ID_ID_Pos)
21223#define OCTOSPI_ID_ID OCTOSPI_ID_ID_Msk
21225/**************** Bit definition for OCTOSPI_MID register *******************/
21226#define OCTOSPI_MID_MID_Pos (0U)
21227#define OCTOSPI_MID_MID_Msk (0xFFFFFFFFUL << OCTOSPI_MID_MID_Pos)
21228#define OCTOSPI_MID_MID OCTOSPI_MID_MID_Msk
21230/******************************************************************************/
21231/* */
21232/* OCTOSPIM */
21233/* */
21234/******************************************************************************/
21235
21236/*************** Bit definition for OCTOSPIM_CR register ********************/
21237#define OCTOSPIM_CR_MUXEN_Pos (0U)
21238#define OCTOSPIM_CR_MUXEN_Msk (0x1UL << OCTOSPIM_CR_MUXEN_Pos)
21239#define OCTOSPIM_CR_MUXEN OCTOSPIM_CR_MUXEN_Msk
21240#define OCTOSPIM_CR_REQ2ACK_TIME_Pos (16U)
21241#define OCTOSPIM_CR_REQ2ACK_TIME_Msk (0xFFUL << OCTOSPIM_CR_REQ2ACK_TIME_Pos)
21242#define OCTOSPIM_CR_REQ2ACK_TIME OCTOSPIM_CR_REQ2ACK_TIME_Msk
21244/*************** Bit definition for OCTOSPIM_PCR register *******************/
21245#define OCTOSPIM_PCR_CLKEN_Pos (0U)
21246#define OCTOSPIM_PCR_CLKEN_Msk (0x1UL << OCTOSPIM_PCR_CLKEN_Pos)
21247#define OCTOSPIM_PCR_CLKEN OCTOSPIM_PCR_CLKEN_Msk
21248#define OCTOSPIM_PCR_CLKSRC_Pos (1U)
21249#define OCTOSPIM_PCR_CLKSRC_Msk (0x1UL << OCTOSPIM_PCR_CLKSRC_Pos)
21250#define OCTOSPIM_PCR_CLKSRC OCTOSPIM_PCR_CLKSRC_Msk
21251#define OCTOSPIM_PCR_DQSEN_Pos (4U)
21252#define OCTOSPIM_PCR_DQSEN_Msk (0x1UL << OCTOSPIM_PCR_DQSEN_Pos)
21253#define OCTOSPIM_PCR_DQSEN OCTOSPIM_PCR_DQSEN_Msk
21254#define OCTOSPIM_PCR_DQSSRC_Pos (5U)
21255#define OCTOSPIM_PCR_DQSSRC_Msk (0x1UL << OCTOSPIM_PCR_DQSSRC_Pos)
21256#define OCTOSPIM_PCR_DQSSRC OCTOSPIM_PCR_DQSSRC_Msk
21257#define OCTOSPIM_PCR_NCSEN_Pos (8U)
21258#define OCTOSPIM_PCR_NCSEN_Msk (0x1UL << OCTOSPIM_PCR_NCSEN_Pos)
21259#define OCTOSPIM_PCR_NCSEN OCTOSPIM_PCR_NCSEN_Msk
21260#define OCTOSPIM_PCR_NCSSRC_Pos (9U)
21261#define OCTOSPIM_PCR_NCSSRC_Msk (0x1UL << OCTOSPIM_PCR_NCSSRC_Pos)
21262#define OCTOSPIM_PCR_NCSSRC OCTOSPIM_PCR_NCSSRC_Msk
21263#define OCTOSPIM_PCR_IOLEN_Pos (16U)
21264#define OCTOSPIM_PCR_IOLEN_Msk (0x1UL << OCTOSPIM_PCR_IOLEN_Pos)
21265#define OCTOSPIM_PCR_IOLEN OCTOSPIM_PCR_IOLEN_Msk
21266#define OCTOSPIM_PCR_IOLSRC_Pos (17U)
21267#define OCTOSPIM_PCR_IOLSRC_Msk (0x3UL << OCTOSPIM_PCR_IOLSRC_Pos)
21268#define OCTOSPIM_PCR_IOLSRC OCTOSPIM_PCR_IOLSRC_Msk
21269#define OCTOSPIM_PCR_IOLSRC_0 (0x1UL << OCTOSPIM_PCR_IOLSRC_Pos)
21270#define OCTOSPIM_PCR_IOLSRC_1 (0x2UL << OCTOSPIM_PCR_IOLSRC_Pos)
21271#define OCTOSPIM_PCR_IOHEN_Pos (24U)
21272#define OCTOSPIM_PCR_IOHEN_Msk (0x1UL << OCTOSPIM_PCR_IOHEN_Pos)
21273#define OCTOSPIM_PCR_IOHEN OCTOSPIM_PCR_IOHEN_Msk
21274#define OCTOSPIM_PCR_IOHSRC_Pos (25U)
21275#define OCTOSPIM_PCR_IOHSRC_Msk (0x3UL << OCTOSPIM_PCR_IOHSRC_Pos)
21276#define OCTOSPIM_PCR_IOHSRC OCTOSPIM_PCR_IOHSRC_Msk
21277#define OCTOSPIM_PCR_IOHSRC_0 (0x1UL << OCTOSPIM_PCR_IOHSRC_Pos)
21278#define OCTOSPIM_PCR_IOHSRC_1 (0x2UL << OCTOSPIM_PCR_IOHSRC_Pos)
21279/******************************************************************************/
21280/* */
21281/* Analog Comparators (COMP) */
21282/* */
21283/******************************************************************************/
21284
21285/******************* Bit definition for COMP_SR register ********************/
21286#define COMP_SR_C1VAL_Pos (0U)
21287#define COMP_SR_C1VAL_Msk (0x1UL << COMP_SR_C1VAL_Pos)
21288#define COMP_SR_C1VAL COMP_SR_C1VAL_Msk
21289#define COMP_SR_C2VAL_Pos (1U)
21290#define COMP_SR_C2VAL_Msk (0x1UL << COMP_SR_C2VAL_Pos)
21291#define COMP_SR_C2VAL COMP_SR_C2VAL_Msk
21292#define COMP_SR_C1IF_Pos (16U)
21293#define COMP_SR_C1IF_Msk (0x1UL << COMP_SR_C1IF_Pos)
21294#define COMP_SR_C1IF COMP_SR_C1IF_Msk
21295#define COMP_SR_C2IF_Pos (17U)
21296#define COMP_SR_C2IF_Msk (0x1UL << COMP_SR_C2IF_Pos)
21297#define COMP_SR_C2IF COMP_SR_C2IF_Msk
21298/******************* Bit definition for COMP_ICFR register ********************/
21299#define COMP_ICFR_C1IF_Pos (16U)
21300#define COMP_ICFR_C1IF_Msk (0x1UL << COMP_ICFR_C1IF_Pos)
21301#define COMP_ICFR_C1IF COMP_ICFR_C1IF_Msk
21302#define COMP_ICFR_C2IF_Pos (17U)
21303#define COMP_ICFR_C2IF_Msk (0x1UL << COMP_ICFR_C2IF_Pos)
21304#define COMP_ICFR_C2IF COMP_ICFR_C2IF_Msk
21305/******************* Bit definition for COMP_OR register ********************/
21306#define COMP_OR_AFOPA6_Pos (0U)
21307#define COMP_OR_AFOPA6_Msk (0x1UL << COMP_OR_AFOPA6_Pos)
21308#define COMP_OR_AFOPA6 COMP_OR_AFOPA6_Msk
21309#define COMP_OR_AFOPA8_Pos (1U)
21310#define COMP_OR_AFOPA8_Msk (0x1UL << COMP_OR_AFOPA8_Pos)
21311#define COMP_OR_AFOPA8 COMP_OR_AFOPA8_Msk
21312#define COMP_OR_AFOPB12_Pos (2U)
21313#define COMP_OR_AFOPB12_Msk (0x1UL << COMP_OR_AFOPB12_Pos)
21314#define COMP_OR_AFOPB12 COMP_OR_AFOPB12_Msk
21315#define COMP_OR_AFOPE6_Pos (3U)
21316#define COMP_OR_AFOPE6_Msk (0x1UL << COMP_OR_AFOPE6_Pos)
21317#define COMP_OR_AFOPE6 COMP_OR_AFOPE6_Msk
21318#define COMP_OR_AFOPE15_Pos (4U)
21319#define COMP_OR_AFOPE15_Msk (0x1UL << COMP_OR_AFOPE15_Pos)
21320#define COMP_OR_AFOPE15 COMP_OR_AFOPE15_Msk
21321#define COMP_OR_AFOPG2_Pos (5U)
21322#define COMP_OR_AFOPG2_Msk (0x1UL << COMP_OR_AFOPG2_Pos)
21323#define COMP_OR_AFOPG2 COMP_OR_AFOPG2_Msk
21324#define COMP_OR_AFOPG3_Pos (6U)
21325#define COMP_OR_AFOPG3_Msk (0x1UL << COMP_OR_AFOPG3_Pos)
21326#define COMP_OR_AFOPG3 COMP_OR_AFOPG3_Msk
21327#define COMP_OR_AFOPG4_Pos (7U)
21328#define COMP_OR_AFOPG4_Msk (0x1UL << COMP_OR_AFOPG4_Pos)
21329#define COMP_OR_AFOPG4 COMP_OR_AFOPG4_Msk
21330#define COMP_OR_AFOPI1_Pos (8U)
21331#define COMP_OR_AFOPI1_Msk (0x1UL << COMP_OR_AFOPI1_Pos)
21332#define COMP_OR_AFOPI1 COMP_OR_AFOPI1_Msk
21333#define COMP_OR_AFOPI4_Pos (9U)
21334#define COMP_OR_AFOPI4_Msk (0x1UL << COMP_OR_AFOPI4_Pos)
21335#define COMP_OR_AFOPI4 COMP_OR_AFOPI4_Msk
21336#define COMP_OR_AFOPK2_Pos (10U)
21337#define COMP_OR_AFOPK2_Msk (0x1UL << COMP_OR_AFOPK2_Pos)
21338#define COMP_OR_AFOPK2 COMP_OR_AFOPK2_Msk
21339
21341#define COMP_CFGRx_EN_Pos (0U)
21342#define COMP_CFGRx_EN_Msk (0x1UL << COMP_CFGRx_EN_Pos)
21343#define COMP_CFGRx_EN COMP_CFGRx_EN_Msk
21344#define COMP_CFGRx_BRGEN_Pos (1U)
21345#define COMP_CFGRx_BRGEN_Msk (0x1UL << COMP_CFGRx_BRGEN_Pos)
21346#define COMP_CFGRx_BRGEN COMP_CFGRx_BRGEN_Msk
21347#define COMP_CFGRx_SCALEN_Pos (2U)
21348#define COMP_CFGRx_SCALEN_Msk (0x1UL << COMP_CFGRx_SCALEN_Pos)
21349#define COMP_CFGRx_SCALEN COMP_CFGRx_SCALEN_Msk
21350#define COMP_CFGRx_POLARITY_Pos (3U)
21351#define COMP_CFGRx_POLARITY_Msk (0x1UL << COMP_CFGRx_POLARITY_Pos)
21352#define COMP_CFGRx_POLARITY COMP_CFGRx_POLARITY_Msk
21353#define COMP_CFGRx_WINMODE_Pos (4U)
21354#define COMP_CFGRx_WINMODE_Msk (0x1UL << COMP_CFGRx_WINMODE_Pos)
21355#define COMP_CFGRx_WINMODE COMP_CFGRx_WINMODE_Msk
21356#define COMP_CFGRx_ITEN_Pos (6U)
21357#define COMP_CFGRx_ITEN_Msk (0x1UL << COMP_CFGRx_ITEN_Pos)
21358#define COMP_CFGRx_ITEN COMP_CFGRx_ITEN_Msk
21359#define COMP_CFGRx_HYST_Pos (8U)
21360#define COMP_CFGRx_HYST_Msk (0x3UL << COMP_CFGRx_HYST_Pos)
21361#define COMP_CFGRx_HYST COMP_CFGRx_HYST_Msk
21362#define COMP_CFGRx_HYST_0 (0x1UL << COMP_CFGRx_HYST_Pos)
21363#define COMP_CFGRx_HYST_1 (0x2UL << COMP_CFGRx_HYST_Pos)
21364#define COMP_CFGRx_PWRMODE_Pos (12U)
21365#define COMP_CFGRx_PWRMODE_Msk (0x3UL << COMP_CFGRx_PWRMODE_Pos)
21366#define COMP_CFGRx_PWRMODE COMP_CFGRx_PWRMODE_Msk
21367#define COMP_CFGRx_PWRMODE_0 (0x1UL << COMP_CFGRx_PWRMODE_Pos)
21368#define COMP_CFGRx_PWRMODE_1 (0x2UL << COMP_CFGRx_PWRMODE_Pos)
21369#define COMP_CFGRx_INMSEL_Pos (16U)
21370#define COMP_CFGRx_INMSEL_Msk (0x7UL << COMP_CFGRx_INMSEL_Pos)
21371#define COMP_CFGRx_INMSEL COMP_CFGRx_INMSEL_Msk
21372#define COMP_CFGRx_INMSEL_0 (0x1UL << COMP_CFGRx_INMSEL_Pos)
21373#define COMP_CFGRx_INMSEL_1 (0x2UL << COMP_CFGRx_INMSEL_Pos)
21374#define COMP_CFGRx_INMSEL_2 (0x4UL << COMP_CFGRx_INMSEL_Pos)
21375#define COMP_CFGRx_INPSEL_Pos (20U)
21376#define COMP_CFGRx_INPSEL_Msk (0x1UL << COMP_CFGRx_INPSEL_Pos)
21377#define COMP_CFGRx_INPSEL COMP_CFGRx_INPSEL_Msk
21378#define COMP_CFGRx_BLANKING_Pos (24U)
21379#define COMP_CFGRx_BLANKING_Msk (0xFUL << COMP_CFGRx_BLANKING_Pos)
21380#define COMP_CFGRx_BLANKING COMP_CFGRx_BLANKING_Msk
21381#define COMP_CFGRx_BLANKING_0 (0x1UL << COMP_CFGRx_BLANKING_Pos)
21382#define COMP_CFGRx_BLANKING_1 (0x2UL << COMP_CFGRx_BLANKING_Pos)
21383#define COMP_CFGRx_BLANKING_2 (0x4UL << COMP_CFGRx_BLANKING_Pos)
21384#define COMP_CFGRx_LOCK_Pos (31U)
21385#define COMP_CFGRx_LOCK_Msk (0x1UL << COMP_CFGRx_LOCK_Pos)
21386#define COMP_CFGRx_LOCK COMP_CFGRx_LOCK_Msk
21389/******************************************************************************/
21390/* */
21391/* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
21392/* */
21393/******************************************************************************/
21394/****************** Bit definition for USART_CR1 register *******************/
21395#define USART_CR1_UE_Pos (0U)
21396#define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)
21397#define USART_CR1_UE USART_CR1_UE_Msk
21398#define USART_CR1_UESM_Pos (1U)
21399#define USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)
21400#define USART_CR1_UESM USART_CR1_UESM_Msk
21401#define USART_CR1_RE_Pos (2U)
21402#define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)
21403#define USART_CR1_RE USART_CR1_RE_Msk
21404#define USART_CR1_TE_Pos (3U)
21405#define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)
21406#define USART_CR1_TE USART_CR1_TE_Msk
21407#define USART_CR1_IDLEIE_Pos (4U)
21408#define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)
21409#define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk
21410#define USART_CR1_RXNEIE_RXFNEIE_Pos (5U)
21411#define USART_CR1_RXNEIE_RXFNEIE_Msk (0x1UL << USART_CR1_RXNEIE_RXFNEIE_Pos)
21412#define USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE_Msk
21413#define USART_CR1_TCIE_Pos (6U)
21414#define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)
21415#define USART_CR1_TCIE USART_CR1_TCIE_Msk
21416#define USART_CR1_TXEIE_TXFNFIE_Pos (7U)
21417#define USART_CR1_TXEIE_TXFNFIE_Msk (0x1UL << USART_CR1_TXEIE_TXFNFIE_Pos)
21418#define USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE_Msk
21419#define USART_CR1_PEIE_Pos (8U)
21420#define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)
21421#define USART_CR1_PEIE USART_CR1_PEIE_Msk
21422#define USART_CR1_PS_Pos (9U)
21423#define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)
21424#define USART_CR1_PS USART_CR1_PS_Msk
21425#define USART_CR1_PCE_Pos (10U)
21426#define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)
21427#define USART_CR1_PCE USART_CR1_PCE_Msk
21428#define USART_CR1_WAKE_Pos (11U)
21429#define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)
21430#define USART_CR1_WAKE USART_CR1_WAKE_Msk
21431#define USART_CR1_M_Pos (12U)
21432#define USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)
21433#define USART_CR1_M USART_CR1_M_Msk
21434#define USART_CR1_M0_Pos (12U)
21435#define USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos)
21436#define USART_CR1_M0 USART_CR1_M0_Msk
21437#define USART_CR1_MME_Pos (13U)
21438#define USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)
21439#define USART_CR1_MME USART_CR1_MME_Msk
21440#define USART_CR1_CMIE_Pos (14U)
21441#define USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)
21442#define USART_CR1_CMIE USART_CR1_CMIE_Msk
21443#define USART_CR1_OVER8_Pos (15U)
21444#define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)
21445#define USART_CR1_OVER8 USART_CR1_OVER8_Msk
21446#define USART_CR1_DEDT_Pos (16U)
21447#define USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)
21448#define USART_CR1_DEDT USART_CR1_DEDT_Msk
21449#define USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)
21450#define USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)
21451#define USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)
21452#define USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)
21453#define USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)
21454#define USART_CR1_DEAT_Pos (21U)
21455#define USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)
21456#define USART_CR1_DEAT USART_CR1_DEAT_Msk
21457#define USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)
21458#define USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)
21459#define USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)
21460#define USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)
21461#define USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)
21462#define USART_CR1_RTOIE_Pos (26U)
21463#define USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)
21464#define USART_CR1_RTOIE USART_CR1_RTOIE_Msk
21465#define USART_CR1_EOBIE_Pos (27U)
21466#define USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)
21467#define USART_CR1_EOBIE USART_CR1_EOBIE_Msk
21468#define USART_CR1_M1_Pos (28U)
21469#define USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos)
21470#define USART_CR1_M1 USART_CR1_M1_Msk
21471#define USART_CR1_FIFOEN_Pos (29U)
21472#define USART_CR1_FIFOEN_Msk (0x1UL << USART_CR1_FIFOEN_Pos)
21473#define USART_CR1_FIFOEN USART_CR1_FIFOEN_Msk
21474#define USART_CR1_TXFEIE_Pos (30U)
21475#define USART_CR1_TXFEIE_Msk (0x1UL << USART_CR1_TXFEIE_Pos)
21476#define USART_CR1_TXFEIE USART_CR1_TXFEIE_Msk
21477#define USART_CR1_RXFFIE_Pos (31U)
21478#define USART_CR1_RXFFIE_Msk (0x1UL << USART_CR1_RXFFIE_Pos)
21479#define USART_CR1_RXFFIE USART_CR1_RXFFIE_Msk
21481/* Legacy define */
21482#define USART_CR1_RXNEIE USART_CR1_RXNEIE_RXFNEIE
21483#define USART_CR1_TXEIE USART_CR1_TXEIE_TXFNFIE
21484
21485/****************** Bit definition for USART_CR2 register *******************/
21486#define USART_CR2_SLVEN_Pos (0U)
21487#define USART_CR2_SLVEN_Msk (0x1UL << USART_CR2_SLVEN_Pos)
21488#define USART_CR2_SLVEN USART_CR2_SLVEN_Msk
21489#define USART_CR2_DIS_NSS_Pos (3U)
21490#define USART_CR2_DIS_NSS_Msk (0x1UL << USART_CR2_DIS_NSS_Pos)
21491#define USART_CR2_DIS_NSS USART_CR2_DIS_NSS_Msk
21492#define USART_CR2_ADDM7_Pos (4U)
21493#define USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)
21494#define USART_CR2_ADDM7 USART_CR2_ADDM7_Msk
21495#define USART_CR2_LBDL_Pos (5U)
21496#define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)
21497#define USART_CR2_LBDL USART_CR2_LBDL_Msk
21498#define USART_CR2_LBDIE_Pos (6U)
21499#define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)
21500#define USART_CR2_LBDIE USART_CR2_LBDIE_Msk
21501#define USART_CR2_LBCL_Pos (8U)
21502#define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)
21503#define USART_CR2_LBCL USART_CR2_LBCL_Msk
21504#define USART_CR2_CPHA_Pos (9U)
21505#define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)
21506#define USART_CR2_CPHA USART_CR2_CPHA_Msk
21507#define USART_CR2_CPOL_Pos (10U)
21508#define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)
21509#define USART_CR2_CPOL USART_CR2_CPOL_Msk
21510#define USART_CR2_CLKEN_Pos (11U)
21511#define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)
21512#define USART_CR2_CLKEN USART_CR2_CLKEN_Msk
21513#define USART_CR2_STOP_Pos (12U)
21514#define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)
21515#define USART_CR2_STOP USART_CR2_STOP_Msk
21516#define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)
21517#define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)
21518#define USART_CR2_LINEN_Pos (14U)
21519#define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)
21520#define USART_CR2_LINEN USART_CR2_LINEN_Msk
21521#define USART_CR2_SWAP_Pos (15U)
21522#define USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)
21523#define USART_CR2_SWAP USART_CR2_SWAP_Msk
21524#define USART_CR2_RXINV_Pos (16U)
21525#define USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)
21526#define USART_CR2_RXINV USART_CR2_RXINV_Msk
21527#define USART_CR2_TXINV_Pos (17U)
21528#define USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)
21529#define USART_CR2_TXINV USART_CR2_TXINV_Msk
21530#define USART_CR2_DATAINV_Pos (18U)
21531#define USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)
21532#define USART_CR2_DATAINV USART_CR2_DATAINV_Msk
21533#define USART_CR2_MSBFIRST_Pos (19U)
21534#define USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)
21535#define USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk
21536#define USART_CR2_ABREN_Pos (20U)
21537#define USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)
21538#define USART_CR2_ABREN USART_CR2_ABREN_Msk
21539#define USART_CR2_ABRMODE_Pos (21U)
21540#define USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)
21541#define USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk
21542#define USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)
21543#define USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)
21544#define USART_CR2_RTOEN_Pos (23U)
21545#define USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)
21546#define USART_CR2_RTOEN USART_CR2_RTOEN_Msk
21547#define USART_CR2_ADD_Pos (24U)
21548#define USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)
21549#define USART_CR2_ADD USART_CR2_ADD_Msk
21551/****************** Bit definition for USART_CR3 register *******************/
21552#define USART_CR3_EIE_Pos (0U)
21553#define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)
21554#define USART_CR3_EIE USART_CR3_EIE_Msk
21555#define USART_CR3_IREN_Pos (1U)
21556#define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)
21557#define USART_CR3_IREN USART_CR3_IREN_Msk
21558#define USART_CR3_IRLP_Pos (2U)
21559#define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)
21560#define USART_CR3_IRLP USART_CR3_IRLP_Msk
21561#define USART_CR3_HDSEL_Pos (3U)
21562#define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)
21563#define USART_CR3_HDSEL USART_CR3_HDSEL_Msk
21564#define USART_CR3_NACK_Pos (4U)
21565#define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)
21566#define USART_CR3_NACK USART_CR3_NACK_Msk
21567#define USART_CR3_SCEN_Pos (5U)
21568#define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)
21569#define USART_CR3_SCEN USART_CR3_SCEN_Msk
21570#define USART_CR3_DMAR_Pos (6U)
21571#define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)
21572#define USART_CR3_DMAR USART_CR3_DMAR_Msk
21573#define USART_CR3_DMAT_Pos (7U)
21574#define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)
21575#define USART_CR3_DMAT USART_CR3_DMAT_Msk
21576#define USART_CR3_RTSE_Pos (8U)
21577#define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)
21578#define USART_CR3_RTSE USART_CR3_RTSE_Msk
21579#define USART_CR3_CTSE_Pos (9U)
21580#define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)
21581#define USART_CR3_CTSE USART_CR3_CTSE_Msk
21582#define USART_CR3_CTSIE_Pos (10U)
21583#define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)
21584#define USART_CR3_CTSIE USART_CR3_CTSIE_Msk
21585#define USART_CR3_ONEBIT_Pos (11U)
21586#define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)
21587#define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk
21588#define USART_CR3_OVRDIS_Pos (12U)
21589#define USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)
21590#define USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk
21591#define USART_CR3_DDRE_Pos (13U)
21592#define USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)
21593#define USART_CR3_DDRE USART_CR3_DDRE_Msk
21594#define USART_CR3_DEM_Pos (14U)
21595#define USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)
21596#define USART_CR3_DEM USART_CR3_DEM_Msk
21597#define USART_CR3_DEP_Pos (15U)
21598#define USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)
21599#define USART_CR3_DEP USART_CR3_DEP_Msk
21600#define USART_CR3_SCARCNT_Pos (17U)
21601#define USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)
21602#define USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk
21603#define USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)
21604#define USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)
21605#define USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)
21606#define USART_CR3_WUS_Pos (20U)
21607#define USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)
21608#define USART_CR3_WUS USART_CR3_WUS_Msk
21609#define USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)
21610#define USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)
21611#define USART_CR3_WUFIE_Pos (22U)
21612#define USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)
21613#define USART_CR3_WUFIE USART_CR3_WUFIE_Msk
21614#define USART_CR3_TXFTIE_Pos (23U)
21615#define USART_CR3_TXFTIE_Msk (0x1UL << USART_CR3_TXFTIE_Pos)
21616#define USART_CR3_TXFTIE USART_CR3_TXFTIE_Msk
21617#define USART_CR3_TCBGTIE_Pos (24U)
21618#define USART_CR3_TCBGTIE_Msk (0x1UL << USART_CR3_TCBGTIE_Pos)
21619#define USART_CR3_TCBGTIE USART_CR3_TCBGTIE_Msk
21620#define USART_CR3_RXFTCFG_Pos (25U)
21621#define USART_CR3_RXFTCFG_Msk (0x7UL << USART_CR3_RXFTCFG_Pos)
21622#define USART_CR3_RXFTCFG USART_CR3_RXFTCFG_Msk
21623#define USART_CR3_RXFTCFG_0 (0x1UL << USART_CR3_RXFTCFG_Pos)
21624#define USART_CR3_RXFTCFG_1 (0x2UL << USART_CR3_RXFTCFG_Pos)
21625#define USART_CR3_RXFTCFG_2 (0x4UL << USART_CR3_RXFTCFG_Pos)
21626#define USART_CR3_RXFTIE_Pos (28U)
21627#define USART_CR3_RXFTIE_Msk (0x1UL << USART_CR3_RXFTIE_Pos)
21628#define USART_CR3_RXFTIE USART_CR3_RXFTIE_Msk
21629#define USART_CR3_TXFTCFG_Pos (29U)
21630#define USART_CR3_TXFTCFG_Msk (0x7UL << USART_CR3_TXFTCFG_Pos)
21631#define USART_CR3_TXFTCFG USART_CR3_TXFTCFG_Msk
21632#define USART_CR3_TXFTCFG_0 (0x1UL << USART_CR3_TXFTCFG_Pos)
21633#define USART_CR3_TXFTCFG_1 (0x2UL << USART_CR3_TXFTCFG_Pos)
21634#define USART_CR3_TXFTCFG_2 (0x4UL << USART_CR3_TXFTCFG_Pos)
21636/****************** Bit definition for USART_BRR register *******************/
21637#define USART_BRR_DIV_FRACTION_Pos (0U)
21638#define USART_BRR_DIV_FRACTION_Msk (0xFUL << USART_BRR_DIV_FRACTION_Pos)
21639#define USART_BRR_DIV_FRACTION USART_BRR_DIV_FRACTION_Msk
21640#define USART_BRR_DIV_MANTISSA_Pos (4U)
21641#define USART_BRR_DIV_MANTISSA_Msk (0xFFFUL << USART_BRR_DIV_MANTISSA_Pos)
21642#define USART_BRR_DIV_MANTISSA USART_BRR_DIV_MANTISSA_Msk
21644/****************** Bit definition for USART_GTPR register ******************/
21645#define USART_GTPR_PSC_Pos (0U)
21646#define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)
21647#define USART_GTPR_PSC USART_GTPR_PSC_Msk
21648#define USART_GTPR_GT_Pos (8U)
21649#define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)
21650#define USART_GTPR_GT USART_GTPR_GT_Msk
21652/******************* Bit definition for USART_RTOR register *****************/
21653#define USART_RTOR_RTO_Pos (0U)
21654#define USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)
21655#define USART_RTOR_RTO USART_RTOR_RTO_Msk
21656#define USART_RTOR_BLEN_Pos (24U)
21657#define USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)
21658#define USART_RTOR_BLEN USART_RTOR_BLEN_Msk
21660/******************* Bit definition for USART_RQR register ******************/
21661#define USART_RQR_ABRRQ_Pos (0U)
21662#define USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)
21663#define USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk
21664#define USART_RQR_SBKRQ_Pos (1U)
21665#define USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)
21666#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk
21667#define USART_RQR_MMRQ_Pos (2U)
21668#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)
21669#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk
21670#define USART_RQR_RXFRQ_Pos (3U)
21671#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)
21672#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk
21673#define USART_RQR_TXFRQ_Pos (4U)
21674#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)
21675#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk
21677/******************* Bit definition for USART_ISR register ******************/
21678#define USART_ISR_PE_Pos (0U)
21679#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)
21680#define USART_ISR_PE USART_ISR_PE_Msk
21681#define USART_ISR_FE_Pos (1U)
21682#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)
21683#define USART_ISR_FE USART_ISR_FE_Msk
21684#define USART_ISR_NE_Pos (2U)
21685#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)
21686#define USART_ISR_NE USART_ISR_NE_Msk
21687#define USART_ISR_ORE_Pos (3U)
21688#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)
21689#define USART_ISR_ORE USART_ISR_ORE_Msk
21690#define USART_ISR_IDLE_Pos (4U)
21691#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)
21692#define USART_ISR_IDLE USART_ISR_IDLE_Msk
21693#define USART_ISR_RXNE_RXFNE_Pos (5U)
21694#define USART_ISR_RXNE_RXFNE_Msk (0x1UL << USART_ISR_RXNE_RXFNE_Pos)
21695#define USART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE_Msk
21696#define USART_ISR_TC_Pos (6U)
21697#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)
21698#define USART_ISR_TC USART_ISR_TC_Msk
21699#define USART_ISR_TXE_TXFNF_Pos (7U)
21700#define USART_ISR_TXE_TXFNF_Msk (0x1UL << USART_ISR_TXE_TXFNF_Pos)
21701#define USART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF_Msk
21702#define USART_ISR_LBDF_Pos (8U)
21703#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)
21704#define USART_ISR_LBDF USART_ISR_LBDF_Msk
21705#define USART_ISR_CTSIF_Pos (9U)
21706#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)
21707#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk
21708#define USART_ISR_CTS_Pos (10U)
21709#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)
21710#define USART_ISR_CTS USART_ISR_CTS_Msk
21711#define USART_ISR_RTOF_Pos (11U)
21712#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)
21713#define USART_ISR_RTOF USART_ISR_RTOF_Msk
21714#define USART_ISR_EOBF_Pos (12U)
21715#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)
21716#define USART_ISR_EOBF USART_ISR_EOBF_Msk
21717#define USART_ISR_UDR_Pos (13U)
21718#define USART_ISR_UDR_Msk (0x1UL << USART_ISR_UDR_Pos)
21719#define USART_ISR_UDR USART_ISR_UDR_Msk
21720#define USART_ISR_ABRE_Pos (14U)
21721#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)
21722#define USART_ISR_ABRE USART_ISR_ABRE_Msk
21723#define USART_ISR_ABRF_Pos (15U)
21724#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)
21725#define USART_ISR_ABRF USART_ISR_ABRF_Msk
21726#define USART_ISR_BUSY_Pos (16U)
21727#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)
21728#define USART_ISR_BUSY USART_ISR_BUSY_Msk
21729#define USART_ISR_CMF_Pos (17U)
21730#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)
21731#define USART_ISR_CMF USART_ISR_CMF_Msk
21732#define USART_ISR_SBKF_Pos (18U)
21733#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)
21734#define USART_ISR_SBKF USART_ISR_SBKF_Msk
21735#define USART_ISR_RWU_Pos (19U)
21736#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)
21737#define USART_ISR_RWU USART_ISR_RWU_Msk
21738#define USART_ISR_WUF_Pos (20U)
21739#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)
21740#define USART_ISR_WUF USART_ISR_WUF_Msk
21741#define USART_ISR_TEACK_Pos (21U)
21742#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)
21743#define USART_ISR_TEACK USART_ISR_TEACK_Msk
21744#define USART_ISR_REACK_Pos (22U)
21745#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)
21746#define USART_ISR_REACK USART_ISR_REACK_Msk
21747#define USART_ISR_TXFE_Pos (23U)
21748#define USART_ISR_TXFE_Msk (0x1UL << USART_ISR_TXFE_Pos)
21749#define USART_ISR_TXFE USART_ISR_TXFE_Msk
21750#define USART_ISR_RXFF_Pos (24U)
21751#define USART_ISR_RXFF_Msk (0x1UL << USART_ISR_RXFF_Pos)
21752#define USART_ISR_RXFF USART_ISR_RXFF_Msk
21753#define USART_ISR_TCBGT_Pos (25U)
21754#define USART_ISR_TCBGT_Msk (0x1UL << USART_ISR_TCBGT_Pos)
21755#define USART_ISR_TCBGT USART_ISR_TCBGT_Msk
21756#define USART_ISR_RXFT_Pos (26U)
21757#define USART_ISR_RXFT_Msk (0x1UL << USART_ISR_RXFT_Pos)
21758#define USART_ISR_RXFT USART_ISR_RXFT_Msk
21759#define USART_ISR_TXFT_Pos (27U)
21760#define USART_ISR_TXFT_Msk (0x1UL << USART_ISR_TXFT_Pos)
21761#define USART_ISR_TXFT USART_ISR_TXFT_Msk
21763/******************* Bit definition for USART_ICR register ******************/
21764#define USART_ICR_PECF_Pos (0U)
21765#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)
21766#define USART_ICR_PECF USART_ICR_PECF_Msk
21767#define USART_ICR_FECF_Pos (1U)
21768#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)
21769#define USART_ICR_FECF USART_ICR_FECF_Msk
21770#define USART_ICR_NECF_Pos (2U)
21771#define USART_ICR_NECF_Msk (0x1UL << USART_ICR_NECF_Pos)
21772#define USART_ICR_NECF USART_ICR_NECF_Msk
21773#define USART_ICR_ORECF_Pos (3U)
21774#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)
21775#define USART_ICR_ORECF USART_ICR_ORECF_Msk
21776#define USART_ICR_IDLECF_Pos (4U)
21777#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)
21778#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk
21779#define USART_ICR_TXFECF_Pos (5U)
21780#define USART_ICR_TXFECF_Msk (0x1UL << USART_ICR_TXFECF_Pos)
21781#define USART_ICR_TXFECF USART_ICR_TXFECF_Msk
21782#define USART_ICR_TCCF_Pos (6U)
21783#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)
21784#define USART_ICR_TCCF USART_ICR_TCCF_Msk
21785#define USART_ICR_TCBGTCF_Pos (7U)
21786#define USART_ICR_TCBGTCF_Msk (0x1UL << USART_ICR_TCBGTCF_Pos)
21787#define USART_ICR_TCBGTCF USART_ICR_TCBGTCF_Msk
21788#define USART_ICR_LBDCF_Pos (8U)
21789#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)
21790#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk
21791#define USART_ICR_CTSCF_Pos (9U)
21792#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)
21793#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk
21794#define USART_ICR_RTOCF_Pos (11U)
21795#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)
21796#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk
21797#define USART_ICR_EOBCF_Pos (12U)
21798#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)
21799#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk
21800#define USART_ICR_UDRCF_Pos (13U)
21801#define USART_ICR_UDRCF_Msk (0x1UL << USART_ICR_UDRCF_Pos)
21802#define USART_ICR_UDRCF USART_ICR_UDRCF_Msk
21803#define USART_ICR_CMCF_Pos (17U)
21804#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)
21805#define USART_ICR_CMCF USART_ICR_CMCF_Msk
21806#define USART_ICR_WUCF_Pos (20U)
21807#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)
21808#define USART_ICR_WUCF USART_ICR_WUCF_Msk
21810/******************* Bit definition for USART_RDR register ******************/
21811#define USART_RDR_RDR_Pos (0U)
21812#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)
21813#define USART_RDR_RDR USART_RDR_RDR_Msk
21815/******************* Bit definition for USART_TDR register ******************/
21816#define USART_TDR_TDR_Pos (0U)
21817#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)
21818#define USART_TDR_TDR USART_TDR_TDR_Msk
21820/******************* Bit definition for USART_PRESC register ******************/
21821#define USART_PRESC_PRESCALER_Pos (0U)
21822#define USART_PRESC_PRESCALER_Msk (0xFUL << USART_PRESC_PRESCALER_Pos)
21823#define USART_PRESC_PRESCALER USART_PRESC_PRESCALER_Msk
21824#define USART_PRESC_PRESCALER_0 (0x1UL << USART_PRESC_PRESCALER_Pos)
21825#define USART_PRESC_PRESCALER_1 (0x2UL << USART_PRESC_PRESCALER_Pos)
21826#define USART_PRESC_PRESCALER_2 (0x4UL << USART_PRESC_PRESCALER_Pos)
21827#define USART_PRESC_PRESCALER_3 (0x8UL << USART_PRESC_PRESCALER_Pos)
21829/******************************************************************************/
21830/* */
21831/* Single Wire Protocol Master Interface (SWPMI) */
21832/* */
21833/******************************************************************************/
21834
21835/******************* Bit definition for SWPMI_CR register ********************/
21836#define SWPMI_CR_RXDMA_Pos (0U)
21837#define SWPMI_CR_RXDMA_Msk (0x1UL << SWPMI_CR_RXDMA_Pos)
21838#define SWPMI_CR_RXDMA SWPMI_CR_RXDMA_Msk
21839#define SWPMI_CR_TXDMA_Pos (1U)
21840#define SWPMI_CR_TXDMA_Msk (0x1UL << SWPMI_CR_TXDMA_Pos)
21841#define SWPMI_CR_TXDMA SWPMI_CR_TXDMA_Msk
21842#define SWPMI_CR_RXMODE_Pos (2U)
21843#define SWPMI_CR_RXMODE_Msk (0x1UL << SWPMI_CR_RXMODE_Pos)
21844#define SWPMI_CR_RXMODE SWPMI_CR_RXMODE_Msk
21845#define SWPMI_CR_TXMODE_Pos (3U)
21846#define SWPMI_CR_TXMODE_Msk (0x1UL << SWPMI_CR_TXMODE_Pos)
21847#define SWPMI_CR_TXMODE SWPMI_CR_TXMODE_Msk
21848#define SWPMI_CR_LPBK_Pos (4U)
21849#define SWPMI_CR_LPBK_Msk (0x1UL << SWPMI_CR_LPBK_Pos)
21850#define SWPMI_CR_LPBK SWPMI_CR_LPBK_Msk
21851#define SWPMI_CR_SWPACT_Pos (5U)
21852#define SWPMI_CR_SWPACT_Msk (0x1UL << SWPMI_CR_SWPACT_Pos)
21853#define SWPMI_CR_SWPACT SWPMI_CR_SWPACT_Msk
21854#define SWPMI_CR_DEACT_Pos (10U)
21855#define SWPMI_CR_DEACT_Msk (0x1UL << SWPMI_CR_DEACT_Pos)
21856#define SWPMI_CR_DEACT SWPMI_CR_DEACT_Msk
21857#define SWPMI_CR_SWPEN_Pos (11U)
21858#define SWPMI_CR_SWPEN_Msk (0x1UL << SWPMI_CR_SWPEN_Pos)
21859#define SWPMI_CR_SWPEN SWPMI_CR_SWPEN_Msk
21861/******************* Bit definition for SWPMI_BRR register ********************/
21862#define SWPMI_BRR_BR_Pos (0U)
21863#define SWPMI_BRR_BR_Msk (0xFFUL << SWPMI_BRR_BR_Pos)
21864#define SWPMI_BRR_BR SWPMI_BRR_BR_Msk
21866/******************* Bit definition for SWPMI_ISR register ********************/
21867#define SWPMI_ISR_RXBFF_Pos (0U)
21868#define SWPMI_ISR_RXBFF_Msk (0x1UL << SWPMI_ISR_RXBFF_Pos)
21869#define SWPMI_ISR_RXBFF SWPMI_ISR_RXBFF_Msk
21870#define SWPMI_ISR_TXBEF_Pos (1U)
21871#define SWPMI_ISR_TXBEF_Msk (0x1UL << SWPMI_ISR_TXBEF_Pos)
21872#define SWPMI_ISR_TXBEF SWPMI_ISR_TXBEF_Msk
21873#define SWPMI_ISR_RXBERF_Pos (2U)
21874#define SWPMI_ISR_RXBERF_Msk (0x1UL << SWPMI_ISR_RXBERF_Pos)
21875#define SWPMI_ISR_RXBERF SWPMI_ISR_RXBERF_Msk
21876#define SWPMI_ISR_RXOVRF_Pos (3U)
21877#define SWPMI_ISR_RXOVRF_Msk (0x1UL << SWPMI_ISR_RXOVRF_Pos)
21878#define SWPMI_ISR_RXOVRF SWPMI_ISR_RXOVRF_Msk
21879#define SWPMI_ISR_TXUNRF_Pos (4U)
21880#define SWPMI_ISR_TXUNRF_Msk (0x1UL << SWPMI_ISR_TXUNRF_Pos)
21881#define SWPMI_ISR_TXUNRF SWPMI_ISR_TXUNRF_Msk
21882#define SWPMI_ISR_RXNE_Pos (5U)
21883#define SWPMI_ISR_RXNE_Msk (0x1UL << SWPMI_ISR_RXNE_Pos)
21884#define SWPMI_ISR_RXNE SWPMI_ISR_RXNE_Msk
21885#define SWPMI_ISR_TXE_Pos (6U)
21886#define SWPMI_ISR_TXE_Msk (0x1UL << SWPMI_ISR_TXE_Pos)
21887#define SWPMI_ISR_TXE SWPMI_ISR_TXE_Msk
21888#define SWPMI_ISR_TCF_Pos (7U)
21889#define SWPMI_ISR_TCF_Msk (0x1UL << SWPMI_ISR_TCF_Pos)
21890#define SWPMI_ISR_TCF SWPMI_ISR_TCF_Msk
21891#define SWPMI_ISR_SRF_Pos (8U)
21892#define SWPMI_ISR_SRF_Msk (0x1UL << SWPMI_ISR_SRF_Pos)
21893#define SWPMI_ISR_SRF SWPMI_ISR_SRF_Msk
21894#define SWPMI_ISR_SUSP_Pos (9U)
21895#define SWPMI_ISR_SUSP_Msk (0x1UL << SWPMI_ISR_SUSP_Pos)
21896#define SWPMI_ISR_SUSP SWPMI_ISR_SUSP_Msk
21897#define SWPMI_ISR_DEACTF_Pos (10U)
21898#define SWPMI_ISR_DEACTF_Msk (0x1UL << SWPMI_ISR_DEACTF_Pos)
21899#define SWPMI_ISR_DEACTF SWPMI_ISR_DEACTF_Msk
21900#define SWPMI_ISR_RDYF_Pos (11U)
21901#define SWPMI_ISR_RDYF_Msk (0x1UL << SWPMI_ISR_RDYF_Pos)
21902#define SWPMI_ISR_RDYF SWPMI_ISR_RDYF_Msk
21904/******************* Bit definition for SWPMI_ICR register ********************/
21905#define SWPMI_ICR_CRXBFF_Pos (0U)
21906#define SWPMI_ICR_CRXBFF_Msk (0x1UL << SWPMI_ICR_CRXBFF_Pos)
21907#define SWPMI_ICR_CRXBFF SWPMI_ICR_CRXBFF_Msk
21908#define SWPMI_ICR_CTXBEF_Pos (1U)
21909#define SWPMI_ICR_CTXBEF_Msk (0x1UL << SWPMI_ICR_CTXBEF_Pos)
21910#define SWPMI_ICR_CTXBEF SWPMI_ICR_CTXBEF_Msk
21911#define SWPMI_ICR_CRXBERF_Pos (2U)
21912#define SWPMI_ICR_CRXBERF_Msk (0x1UL << SWPMI_ICR_CRXBERF_Pos)
21913#define SWPMI_ICR_CRXBERF SWPMI_ICR_CRXBERF_Msk
21914#define SWPMI_ICR_CRXOVRF_Pos (3U)
21915#define SWPMI_ICR_CRXOVRF_Msk (0x1UL << SWPMI_ICR_CRXOVRF_Pos)
21916#define SWPMI_ICR_CRXOVRF SWPMI_ICR_CRXOVRF_Msk
21917#define SWPMI_ICR_CTXUNRF_Pos (4U)
21918#define SWPMI_ICR_CTXUNRF_Msk (0x1UL << SWPMI_ICR_CTXUNRF_Pos)
21919#define SWPMI_ICR_CTXUNRF SWPMI_ICR_CTXUNRF_Msk
21920#define SWPMI_ICR_CTCF_Pos (7U)
21921#define SWPMI_ICR_CTCF_Msk (0x1UL << SWPMI_ICR_CTCF_Pos)
21922#define SWPMI_ICR_CTCF SWPMI_ICR_CTCF_Msk
21923#define SWPMI_ICR_CSRF_Pos (8U)
21924#define SWPMI_ICR_CSRF_Msk (0x1UL << SWPMI_ICR_CSRF_Pos)
21925#define SWPMI_ICR_CSRF SWPMI_ICR_CSRF_Msk
21926#define SWPMI_ICR_CRDYF_Pos (11U)
21927#define SWPMI_ICR_CRDYF_Msk (0x1UL << SWPMI_ICR_CRDYF_Pos)
21928#define SWPMI_ICR_CRDYF SWPMI_ICR_CRDYF_Msk
21930/******************* Bit definition for SWPMI_IER register ********************/
21931#define SWPMI_IER_RXBFIE_Pos (0U)
21932#define SWPMI_IER_RXBFIE_Msk (0x1UL << SWPMI_IER_RXBFIE_Pos)
21933#define SWPMI_IER_RXBFIE SWPMI_IER_RXBFIE_Msk
21934#define SWPMI_IER_TXBEIE_Pos (1U)
21935#define SWPMI_IER_TXBEIE_Msk (0x1UL << SWPMI_IER_TXBEIE_Pos)
21936#define SWPMI_IER_TXBEIE SWPMI_IER_TXBEIE_Msk
21937#define SWPMI_IER_RXBERIE_Pos (2U)
21938#define SWPMI_IER_RXBERIE_Msk (0x1UL << SWPMI_IER_RXBERIE_Pos)
21939#define SWPMI_IER_RXBERIE SWPMI_IER_RXBERIE_Msk
21940#define SWPMI_IER_RXOVRIE_Pos (3U)
21941#define SWPMI_IER_RXOVRIE_Msk (0x1UL << SWPMI_IER_RXOVRIE_Pos)
21942#define SWPMI_IER_RXOVRIE SWPMI_IER_RXOVRIE_Msk
21943#define SWPMI_IER_TXUNRIE_Pos (4U)
21944#define SWPMI_IER_TXUNRIE_Msk (0x1UL << SWPMI_IER_TXUNRIE_Pos)
21945#define SWPMI_IER_TXUNRIE SWPMI_IER_TXUNRIE_Msk
21946#define SWPMI_IER_RIE_Pos (5U)
21947#define SWPMI_IER_RIE_Msk (0x1UL << SWPMI_IER_RIE_Pos)
21948#define SWPMI_IER_RIE SWPMI_IER_RIE_Msk
21949#define SWPMI_IER_TIE_Pos (6U)
21950#define SWPMI_IER_TIE_Msk (0x1UL << SWPMI_IER_TIE_Pos)
21951#define SWPMI_IER_TIE SWPMI_IER_TIE_Msk
21952#define SWPMI_IER_TCIE_Pos (7U)
21953#define SWPMI_IER_TCIE_Msk (0x1UL << SWPMI_IER_TCIE_Pos)
21954#define SWPMI_IER_TCIE SWPMI_IER_TCIE_Msk
21955#define SWPMI_IER_SRIE_Pos (8U)
21956#define SWPMI_IER_SRIE_Msk (0x1UL << SWPMI_IER_SRIE_Pos)
21957#define SWPMI_IER_SRIE SWPMI_IER_SRIE_Msk
21958#define SWPMI_IER_RDYIE_Pos (11U)
21959#define SWPMI_IER_RDYIE_Msk (0x1UL << SWPMI_IER_RDYIE_Pos)
21960#define SWPMI_IER_RDYIE SWPMI_IER_RDYIE_Msk
21962/******************* Bit definition for SWPMI_RFL register ********************/
21963#define SWPMI_RFL_RFL_Pos (0U)
21964#define SWPMI_RFL_RFL_Msk (0x1FUL << SWPMI_RFL_RFL_Pos)
21965#define SWPMI_RFL_RFL SWPMI_RFL_RFL_Msk
21966#define SWPMI_RFL_RFL_0_1 (0x00000003U)
21968/******************* Bit definition for SWPMI_TDR register ********************/
21969#define SWPMI_TDR_TD_Pos (0U)
21970#define SWPMI_TDR_TD_Msk (0xFFFFFFFFUL << SWPMI_TDR_TD_Pos)
21971#define SWPMI_TDR_TD SWPMI_TDR_TD_Msk
21973/******************* Bit definition for SWPMI_RDR register ********************/
21974#define SWPMI_RDR_RD_Pos (0U)
21975#define SWPMI_RDR_RD_Msk (0xFFFFFFFFUL << SWPMI_RDR_RD_Pos)
21976#define SWPMI_RDR_RD SWPMI_RDR_RD_Msk
21979/******************* Bit definition for SWPMI_OR register ********************/
21980#define SWPMI_OR_TBYP_Pos (0U)
21981#define SWPMI_OR_TBYP_Msk (0x1UL << SWPMI_OR_TBYP_Pos)
21982#define SWPMI_OR_TBYP SWPMI_OR_TBYP_Msk
21983#define SWPMI_OR_CLASS_Pos (1U)
21984#define SWPMI_OR_CLASS_Msk (0x1UL << SWPMI_OR_CLASS_Pos)
21985#define SWPMI_OR_CLASS SWPMI_OR_CLASS_Msk
21987/******************************************************************************/
21988/* */
21989/* Window WATCHDOG */
21990/* */
21991/******************************************************************************/
21992/******************* Bit definition for WWDG_CR register ********************/
21993#define WWDG_CR_T_Pos (0U)
21994#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)
21995#define WWDG_CR_T WWDG_CR_T_Msk
21996#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)
21997#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)
21998#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)
21999#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)
22000#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)
22001#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)
22002#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)
22004#define WWDG_CR_WDGA_Pos (7U)
22005#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)
22006#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk
22008/******************* Bit definition for WWDG_CFR register *******************/
22009#define WWDG_CFR_W_Pos (0U)
22010#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)
22011#define WWDG_CFR_W WWDG_CFR_W_Msk
22012#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)
22013#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)
22014#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)
22015#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)
22016#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)
22017#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)
22018#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)
22020#define WWDG_CFR_EWI_Pos (9U)
22021#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)
22022#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk
22024#define WWDG_CFR_WDGTB_Pos (11U)
22025#define WWDG_CFR_WDGTB_Msk (0x7UL << WWDG_CFR_WDGTB_Pos)
22026#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk
22027#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)
22028#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)
22029#define WWDG_CFR_WDGTB_2 (0x4UL << WWDG_CFR_WDGTB_Pos)
22031/******************* Bit definition for WWDG_SR register ********************/
22032#define WWDG_SR_EWIF_Pos (0U)
22033#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)
22034#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk
22037/******************************************************************************/
22038/* */
22039/* DBG */
22040/* */
22041/******************************************************************************/
22042/********************************* DEVICE ID ********************************/
22043#define STM32H7_DEV_ID 0x483UL
22044
22045/******************** Bit definition for DBGMCU_IDCODE register *************/
22046#define DBGMCU_IDCODE_DEV_ID_Pos (0U)
22047#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)
22048#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk
22049#define DBGMCU_IDCODE_REV_ID_Pos (16U)
22050#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)
22051#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk
22052
22053/******************** Bit definition for DBGMCU_CR register *****************/
22054#define DBGMCU_CR_DBG_SLEEPD1_Pos (0U)
22055#define DBGMCU_CR_DBG_SLEEPD1_Msk (0x1UL << DBGMCU_CR_DBG_SLEEPD1_Pos)
22056#define DBGMCU_CR_DBG_SLEEPD1 DBGMCU_CR_DBG_SLEEPD1_Msk
22057#define DBGMCU_CR_DBG_STOPD1_Pos (1U)
22058#define DBGMCU_CR_DBG_STOPD1_Msk (0x1UL << DBGMCU_CR_DBG_STOPD1_Pos)
22059#define DBGMCU_CR_DBG_STOPD1 DBGMCU_CR_DBG_STOPD1_Msk
22060#define DBGMCU_CR_DBG_STANDBYD1_Pos (2U)
22061#define DBGMCU_CR_DBG_STANDBYD1_Msk (0x1UL << DBGMCU_CR_DBG_STANDBYD1_Pos)
22062#define DBGMCU_CR_DBG_STANDBYD1 DBGMCU_CR_DBG_STANDBYD1_Msk
22063#define DBGMCU_CR_DBG_STOPD3_Pos (7U)
22064#define DBGMCU_CR_DBG_STOPD3_Msk (0x1UL << DBGMCU_CR_DBG_STOPD3_Pos)
22065#define DBGMCU_CR_DBG_STOPD3 DBGMCU_CR_DBG_STOPD3_Msk
22066#define DBGMCU_CR_DBG_STANDBYD3_Pos (8U)
22067#define DBGMCU_CR_DBG_STANDBYD3_Msk (0x1UL << DBGMCU_CR_DBG_STANDBYD3_Pos)
22068#define DBGMCU_CR_DBG_STANDBYD3 DBGMCU_CR_DBG_STANDBYD3_Msk
22069#define DBGMCU_CR_DBG_TRACECKEN_Pos (20U)
22070#define DBGMCU_CR_DBG_TRACECKEN_Msk (0x1UL << DBGMCU_CR_DBG_TRACECKEN_Pos)
22071#define DBGMCU_CR_DBG_TRACECKEN DBGMCU_CR_DBG_TRACECKEN_Msk
22072#define DBGMCU_CR_DBG_CKD1EN_Pos (21U)
22073#define DBGMCU_CR_DBG_CKD1EN_Msk (0x1UL << DBGMCU_CR_DBG_CKD1EN_Pos)
22074#define DBGMCU_CR_DBG_CKD1EN DBGMCU_CR_DBG_CKD1EN_Msk
22075#define DBGMCU_CR_DBG_CKD3EN_Pos (22U)
22076#define DBGMCU_CR_DBG_CKD3EN_Msk (0x1UL << DBGMCU_CR_DBG_CKD3EN_Pos)
22077#define DBGMCU_CR_DBG_CKD3EN DBGMCU_CR_DBG_CKD3EN_Msk
22078#define DBGMCU_CR_DBG_TRGOEN_Pos (28U)
22079#define DBGMCU_CR_DBG_TRGOEN_Msk (0x1UL << DBGMCU_CR_DBG_TRGOEN_Pos)
22080#define DBGMCU_CR_DBG_TRGOEN DBGMCU_CR_DBG_TRGOEN_Msk
22081
22082/******************** Bit definition for APB3FZ1 register ************/
22083#define DBGMCU_APB3FZ1_DBG_WWDG1_Pos (6U)
22084#define DBGMCU_APB3FZ1_DBG_WWDG1_Msk (0x1UL << DBGMCU_APB3FZ1_DBG_WWDG1_Pos)
22085#define DBGMCU_APB3FZ1_DBG_WWDG1 DBGMCU_APB3FZ1_DBG_WWDG1_Msk
22086/******************** Bit definition for APB1LFZ1 register ************/
22087#define DBGMCU_APB1LFZ1_DBG_TIM2_Pos (0U)
22088#define DBGMCU_APB1LFZ1_DBG_TIM2_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM2_Pos)
22089#define DBGMCU_APB1LFZ1_DBG_TIM2 DBGMCU_APB1LFZ1_DBG_TIM2_Msk
22090#define DBGMCU_APB1LFZ1_DBG_TIM3_Pos (1U)
22091#define DBGMCU_APB1LFZ1_DBG_TIM3_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM3_Pos)
22092#define DBGMCU_APB1LFZ1_DBG_TIM3 DBGMCU_APB1LFZ1_DBG_TIM3_Msk
22093#define DBGMCU_APB1LFZ1_DBG_TIM4_Pos (2U)
22094#define DBGMCU_APB1LFZ1_DBG_TIM4_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM4_Pos)
22095#define DBGMCU_APB1LFZ1_DBG_TIM4 DBGMCU_APB1LFZ1_DBG_TIM4_Msk
22096#define DBGMCU_APB1LFZ1_DBG_TIM5_Pos (3U)
22097#define DBGMCU_APB1LFZ1_DBG_TIM5_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM5_Pos)
22098#define DBGMCU_APB1LFZ1_DBG_TIM5 DBGMCU_APB1LFZ1_DBG_TIM5_Msk
22099#define DBGMCU_APB1LFZ1_DBG_TIM6_Pos (4U)
22100#define DBGMCU_APB1LFZ1_DBG_TIM6_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM6_Pos)
22101#define DBGMCU_APB1LFZ1_DBG_TIM6 DBGMCU_APB1LFZ1_DBG_TIM6_Msk
22102#define DBGMCU_APB1LFZ1_DBG_TIM7_Pos (5U)
22103#define DBGMCU_APB1LFZ1_DBG_TIM7_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM7_Pos)
22104#define DBGMCU_APB1LFZ1_DBG_TIM7 DBGMCU_APB1LFZ1_DBG_TIM7_Msk
22105#define DBGMCU_APB1LFZ1_DBG_TIM12_Pos (6U)
22106#define DBGMCU_APB1LFZ1_DBG_TIM12_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM12_Pos)
22107#define DBGMCU_APB1LFZ1_DBG_TIM12 DBGMCU_APB1LFZ1_DBG_TIM12_Msk
22108#define DBGMCU_APB1LFZ1_DBG_TIM13_Pos (7U)
22109#define DBGMCU_APB1LFZ1_DBG_TIM13_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM13_Pos)
22110#define DBGMCU_APB1LFZ1_DBG_TIM13 DBGMCU_APB1LFZ1_DBG_TIM13_Msk
22111#define DBGMCU_APB1LFZ1_DBG_TIM14_Pos (8U)
22112#define DBGMCU_APB1LFZ1_DBG_TIM14_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_TIM14_Pos)
22113#define DBGMCU_APB1LFZ1_DBG_TIM14 DBGMCU_APB1LFZ1_DBG_TIM14_Msk
22114#define DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos (9U)
22115#define DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos)
22116#define DBGMCU_APB1LFZ1_DBG_LPTIM1 DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk
22117#define DBGMCU_APB1LFZ1_DBG_I2C1_Pos (21U)
22118#define DBGMCU_APB1LFZ1_DBG_I2C1_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C1_Pos)
22119#define DBGMCU_APB1LFZ1_DBG_I2C1 DBGMCU_APB1LFZ1_DBG_I2C1_Msk
22120#define DBGMCU_APB1LFZ1_DBG_I2C2_Pos (22U)
22121#define DBGMCU_APB1LFZ1_DBG_I2C2_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C2_Pos)
22122#define DBGMCU_APB1LFZ1_DBG_I2C2 DBGMCU_APB1LFZ1_DBG_I2C2_Msk
22123#define DBGMCU_APB1LFZ1_DBG_I2C3_Pos (23U)
22124#define DBGMCU_APB1LFZ1_DBG_I2C3_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C3_Pos)
22125#define DBGMCU_APB1LFZ1_DBG_I2C3 DBGMCU_APB1LFZ1_DBG_I2C3_Msk
22126#define DBGMCU_APB1LFZ1_DBG_I2C5_Pos (25U)
22127#define DBGMCU_APB1LFZ1_DBG_I2C5_Msk (0x1UL << DBGMCU_APB1LFZ1_DBG_I2C5_Pos)
22128#define DBGMCU_APB1LFZ1_DBG_I2C5 DBGMCU_APB1LFZ1_DBG_I2C5_Msk
22129
22130/******************** Bit definition for APB1HFZ1 register ************/
22131#define DBGMCU_APB1HFZ1_DBG_TIM23_Pos (24U)
22132#define DBGMCU_APB1HFZ1_DBG_TIM23_Msk (0x1UL << DBGMCU_APB1HFZ1_DBG_TIM23_Pos)
22133#define DBGMCU_APB1HFZ1_DBG_TIM23 DBGMCU_APB1HFZ1_DBG_TIM23_Msk
22134#define DBGMCU_APB1HFZ1_DBG_TIM24_Pos (24U)
22135#define DBGMCU_APB1HFZ1_DBG_TIM24_Msk (0x1UL << DBGMCU_APB1HFZ1_DBG_TIM24_Pos)
22136#define DBGMCU_APB1HFZ1_DBG_TIM24 DBGMCU_APB1HFZ1_DBG_TIM24_Msk
22137/******************** Bit definition for APB2FZ1 register ************/
22138#define DBGMCU_APB2FZ1_DBG_TIM1_Pos (0U)
22139#define DBGMCU_APB2FZ1_DBG_TIM1_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM1_Pos)
22140#define DBGMCU_APB2FZ1_DBG_TIM1 DBGMCU_APB2FZ1_DBG_TIM1_Msk
22141#define DBGMCU_APB2FZ1_DBG_TIM8_Pos (1U)
22142#define DBGMCU_APB2FZ1_DBG_TIM8_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM8_Pos)
22143#define DBGMCU_APB2FZ1_DBG_TIM8 DBGMCU_APB2FZ1_DBG_TIM8_Msk
22144#define DBGMCU_APB2FZ1_DBG_TIM15_Pos (16U)
22145#define DBGMCU_APB2FZ1_DBG_TIM15_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM15_Pos)
22146#define DBGMCU_APB2FZ1_DBG_TIM15 DBGMCU_APB2FZ1_DBG_TIM15_Msk
22147#define DBGMCU_APB2FZ1_DBG_TIM16_Pos (17U)
22148#define DBGMCU_APB2FZ1_DBG_TIM16_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM16_Pos)
22149#define DBGMCU_APB2FZ1_DBG_TIM16 DBGMCU_APB2FZ1_DBG_TIM16_Msk
22150#define DBGMCU_APB2FZ1_DBG_TIM17_Pos (18U)
22151#define DBGMCU_APB2FZ1_DBG_TIM17_Msk (0x1UL << DBGMCU_APB2FZ1_DBG_TIM17_Pos)
22152#define DBGMCU_APB2FZ1_DBG_TIM17 DBGMCU_APB2FZ1_DBG_TIM17_Msk
22153/******************** Bit definition for APB4FZ1 register ************/
22154#define DBGMCU_APB4FZ1_DBG_I2C4_Pos (7U)
22155#define DBGMCU_APB4FZ1_DBG_I2C4_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_I2C4_Pos)
22156#define DBGMCU_APB4FZ1_DBG_I2C4 DBGMCU_APB4FZ1_DBG_I2C4_Msk
22157#define DBGMCU_APB4FZ1_DBG_LPTIM2_Pos (9U)
22158#define DBGMCU_APB4FZ1_DBG_LPTIM2_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM2_Pos)
22159#define DBGMCU_APB4FZ1_DBG_LPTIM2 DBGMCU_APB4FZ1_DBG_LPTIM2_Msk
22160#define DBGMCU_APB4FZ1_DBG_LPTIM3_Pos (10U)
22161#define DBGMCU_APB4FZ1_DBG_LPTIM3_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM3_Pos)
22162#define DBGMCU_APB4FZ1_DBG_LPTIM3 DBGMCU_APB4FZ1_DBG_LPTIM3_Msk
22163#define DBGMCU_APB4FZ1_DBG_LPTIM4_Pos (11U)
22164#define DBGMCU_APB4FZ1_DBG_LPTIM4_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM4_Pos)
22165#define DBGMCU_APB4FZ1_DBG_LPTIM4 DBGMCU_APB4FZ1_DBG_LPTIM4_Msk
22166#define DBGMCU_APB4FZ1_DBG_LPTIM5_Pos (12U)
22167#define DBGMCU_APB4FZ1_DBG_LPTIM5_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_LPTIM5_Pos)
22168#define DBGMCU_APB4FZ1_DBG_LPTIM5 DBGMCU_APB4FZ1_DBG_LPTIM5_Msk
22169#define DBGMCU_APB4FZ1_DBG_RTC_Pos (16U)
22170#define DBGMCU_APB4FZ1_DBG_RTC_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_RTC_Pos)
22171#define DBGMCU_APB4FZ1_DBG_RTC DBGMCU_APB4FZ1_DBG_RTC_Msk
22172#define DBGMCU_APB4FZ1_DBG_IWDG1_Pos (18U)
22173#define DBGMCU_APB4FZ1_DBG_IWDG1_Msk (0x1UL << DBGMCU_APB4FZ1_DBG_IWDG1_Pos)
22174#define DBGMCU_APB4FZ1_DBG_IWDG1 DBGMCU_APB4FZ1_DBG_IWDG1_Msk
22175/******************** Bit definition for DBGMCU_PIDR4 register ************/
22176#define DBGMCU_PIDR4_JEP106CON_Pos (0U)
22177#define DBGMCU_PIDR4_JEP106CON_Msk (0xFUL << DBGMCU_PIDR4_JEP106CON_Pos)
22178#define DBGMCU_PIDR4_JEP106CON DBGMCU_PIDR4_JEP106CON_Msk
22179#define DBGMCU_PIDR4_4KCOUNT_Pos (4U)
22180#define DBGMCU_PIDR4_4KCOUNT_Msk (0xFUL << DBGMCU_PIDR4_4KCOUNT_Pos)
22181#define DBGMCU_PIDR4_4KCOUNT DBGMCU_PIDR4_4KCOUNT_Msk
22182/******************** Bit definition for DBGMCU_PIDR0 register ************/
22183#define DBGMCU_PIDR0_PARTNUM_Pos (0U)
22184#define DBGMCU_PIDR0_PARTNUM_Msk (0xFFUL << DBGMCU_PIDR0_PARTNUM_Pos)
22185#define DBGMCU_PIDR0_PARTNUM DBGMCU_PIDR0_PARTNUM_Msk
22186/******************** Bit definition for DBGMCU_PIDR1 register ************/
22187#define DBGMCU_PIDR1_PARTNUM_Pos (0U)
22188#define DBGMCU_PIDR1_PARTNUM_Msk (0xFUL << DBGMCU_PIDR1_PARTNUM_Pos)
22189#define DBGMCU_PIDR1_PARTNUM DBGMCU_PIDR1_PARTNUM_Msk
22190#define DBGMCU_PIDR1_JEP106ID_Pos (4U)
22191#define DBGMCU_PIDR1_JEP106ID_Msk (0xFUL << DBGMCU_PIDR1_JEP106ID_Pos)
22192#define DBGMCU_PIDR1_JEP106ID DBGMCU_PIDR1_JEP106ID_Msk
22193/******************** Bit definition for DBGMCU_PIDR2 register ************/
22194#define DBGMCU_PIDR2_JEP106ID_Pos (0U)
22195#define DBGMCU_PIDR2_JEP106ID_Msk (0x7UL << DBGMCU_PIDR2_JEP106ID_Pos)
22196#define DBGMCU_PIDR2_JEP106ID DBGMCU_PIDR2_JEP106ID_Msk
22197#define DBGMCU_PIDR2_JEDEC_Pos (3U)
22198#define DBGMCU_PIDR2_JEDEC_Msk (0x1UL << DBGMCU_PIDR2_JEDEC_Pos)
22199#define DBGMCU_PIDR2_JEDEC DBGMCU_PIDR2_JEDEC_Msk
22200#define DBGMCU_PIDR2_REVISION_Pos (4U)
22201#define DBGMCU_PIDR2_REVISION_Msk (0xFUL << DBGMCU_PIDR2_REVISION_Pos)
22202#define DBGMCU_PIDR2_REVISION DBGMCU_PIDR2_REVISION_Msk
22203/******************** Bit definition for DBGMCU_PIDR3 register ************/
22204#define DBGMCU_PIDR3_CMOD_Pos (0U)
22205#define DBGMCU_PIDR3_CMOD_Msk (0xFUL << DBGMCU_PIDR3_CMOD_Pos)
22206#define DBGMCU_PIDR3_CMOD DBGMCU_PIDR3_CMOD_Msk
22207#define DBGMCU_PIDR3_REVAND_Pos (4U)
22208#define DBGMCU_PIDR3_REVAND_Msk (0xFUL << DBGMCU_PIDR3_REVAND_Pos)
22209#define DBGMCU_PIDR3_REVAND DBGMCU_PIDR3_REVAND_Msk
22210/******************** Bit definition for DBGMCU_CIDR0 register ************/
22211#define DBGMCU_CIR0_PREAMBLE_Pos (0U)
22212#define DBGMCU_CIR0_PREAMBLE_Msk (0xFFUL << DBGMCU_CIR0_PREAMBLE_Pos)
22213#define DBGMCU_CIR0_PREAMBLE DBGMCU_CIR0_PREAMBLE_Msk
22214/******************** Bit definition for DBGMCU_CIDR1 register ************/
22215#define DBGMCU_CIR1_PREAMBLE_Pos (0U)
22216#define DBGMCU_CIR1_PREAMBLE_Msk (0xFUL << DBGMCU_CIR1_PREAMBLE_Pos)
22217#define DBGMCU_CIR1_PREAMBLE DBGMCU_CIR1_PREAMBLE_Msk
22218#define DBGMCU_CIR1_CLASS_Pos (4U)
22219#define DBGMCU_CIR1_CLASS_Msk (0xFUL << DBGMCU_CIR1_CLASS_Pos)
22220#define DBGMCU_CIR1_CLASS DBGMCU_CIR1_CLASS_Msk
22221/******************** Bit definition for DBGMCU_CIDR2 register ************/
22222#define DBGMCU_CIR2_PREAMBLE_Pos (0U)
22223#define DBGMCU_CIR2_PREAMBLE_Msk (0xFFUL << DBGMCU_CIR2_PREAMBLE_Pos)
22224#define DBGMCU_CIR2_PREAMBLE DBGMCU_CIR2_PREAMBLE_Msk
22225/******************** Bit definition for DBGMCU_CIDR3 register ************/
22226#define DBGMCU_CIR3_PREAMBLE_Pos (0U)
22227#define DBGMCU_CIR3_PREAMBLE_Msk (0xFFUL << DBGMCU_CIR3_PREAMBLE_Pos)
22228#define DBGMCU_CIR3_PREAMBLE DBGMCU_CIR3_PREAMBLE_Msk
22229/******************************************************************************/
22230/* */
22231/* RAM ECC monitoring */
22232/* */
22233/******************************************************************************/
22234/****************** Bit definition for RAMECC_IER register ******************/
22235#define RAMECC_IER_GECCDEBWIE_Pos (3U)
22236#define RAMECC_IER_GECCDEBWIE_Msk (0x1UL << RAMECC_IER_GECCDEBWIE_Pos)
22237#define RAMECC_IER_GECCDEBWIE RAMECC_IER_GECCDEBWIE_Msk
22238#define RAMECC_IER_GECCDEIE_Pos (2U)
22239#define RAMECC_IER_GECCDEIE_Msk (0x1UL << RAMECC_IER_GECCDEIE_Pos)
22240#define RAMECC_IER_GECCDEIE RAMECC_IER_GECCDEIE_Msk
22241#define RAMECC_IER_GECCSEIE_Pos (1U)
22242#define RAMECC_IER_GECCSEIE_Msk (0x1UL << RAMECC_IER_GECCSEIE_Pos)
22243#define RAMECC_IER_GECCSEIE RAMECC_IER_GECCSEIE_Msk
22244#define RAMECC_IER_GIE_Pos (0U)
22245#define RAMECC_IER_GIE_Msk (0x1UL << RAMECC_IER_GIE_Pos)
22246#define RAMECC_IER_GIE RAMECC_IER_GIE_Msk
22248/******************* Bit definition for RAMECC_CR register ******************/
22249#define RAMECC_CR_ECCELEN_Pos (5U)
22250#define RAMECC_CR_ECCELEN_Msk (0x1UL << RAMECC_CR_ECCELEN_Pos)
22251#define RAMECC_CR_ECCELEN RAMECC_CR_ECCELEN_Msk
22252#define RAMECC_CR_ECCDEBWIE_Pos (4U)
22253#define RAMECC_CR_ECCDEBWIE_Msk (0x1UL << RAMECC_CR_ECCDEBWIE_Pos)
22254#define RAMECC_CR_ECCDEBWIE RAMECC_CR_ECCDEBWIE_Msk
22255#define RAMECC_CR_ECCDEIE_Pos (3U)
22256#define RAMECC_CR_ECCDEIE_Msk (0x1UL << RAMECC_CR_ECCDEIE_Pos)
22257#define RAMECC_CR_ECCDEIE RAMECC_CR_ECCDEIE_Msk
22258#define RAMECC_CR_ECCSEIE_Pos (2U)
22259#define RAMECC_CR_ECCSEIE_Msk (0x1UL << RAMECC_CR_ECCSEIE_Pos)
22260#define RAMECC_CR_ECCSEIE RAMECC_CR_ECCSEIE_Msk
22262/******************* Bit definition for RAMECC_SR register ******************/
22263#define RAMECC_SR_DEBWDF_Pos (2U)
22264#define RAMECC_SR_DEBWDF_Msk (0x1UL << RAMECC_SR_DEBWDF_Pos)
22265#define RAMECC_SR_DEBWDF RAMECC_SR_DEBWDF_Msk
22266#define RAMECC_SR_DEDF_Pos (1U)
22267#define RAMECC_SR_DEDF_Msk (0x1UL << RAMECC_SR_DEDF_Pos)
22268#define RAMECC_SR_DEDF RAMECC_SR_DEDF_Msk
22269#define RAMECC_SR_SEDCF_Pos (0U)
22270#define RAMECC_SR_SEDCF_Msk (0x1UL << RAMECC_SR_SEDCF_Pos)
22271#define RAMECC_SR_SEDCF RAMECC_SR_SEDCF_Msk
22273/****************** Bit definition for RAMECC_FAR register ******************/
22274#define RAMECC_FAR_FADD_Pos (0U)
22275#define RAMECC_FAR_FADD_Msk (0xFFFFFFFFUL << RAMECC_FAR_FADD_Pos)
22276#define RAMECC_FAR_FADD RAMECC_FAR_FADD_Msk
22278/****************** Bit definition for RAMECC_FDRL register *****************/
22279#define RAMECC_FAR_FDATAL_Pos (0U)
22280#define RAMECC_FAR_FDATAL_Msk (0xFFFFFFFFUL << RAMECC_FAR_FDATAL_Pos)
22281#define RAMECC_FAR_FDATAL RAMECC_FAR_FDATAL_Msk
22283/****************** Bit definition for RAMECC_FDRH register *****************/
22284#define RAMECC_FAR_FDATAH_Pos (0U)
22285#define RAMECC_FAR_FDATAH_Msk (0xFFFFFFFFUL << RAMECC_FAR_FDATAH_Pos)
22286#define RAMECC_FAR_FDATAH RAMECC_FAR_FDATAH_Msk /* Failing data high (64-bit memory) */
22287
22288/***************** Bit definition for RAMECC_FECR register ******************/
22289#define RAMECC_FECR_FEC_Pos (0U)
22290#define RAMECC_FECR_FEC_Msk (0xFFFFFFFFUL << RAMECC_FECR_FEC_Pos)
22291#define RAMECC_FECR_FEC RAMECC_FECR_FEC_Msk
22293/******************************************************************************/
22294/* */
22295/* MDIOS */
22296/* */
22297/******************************************************************************/
22298/******************** Bit definition for MDIOS_CR register *******************/
22299#define MDIOS_CR_EN_Pos (0U)
22300#define MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos)
22301#define MDIOS_CR_EN MDIOS_CR_EN_Msk
22302#define MDIOS_CR_WRIE_Pos (1U)
22303#define MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos)
22304#define MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk
22305#define MDIOS_CR_RDIE_Pos (2U)
22306#define MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos)
22307#define MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk
22308#define MDIOS_CR_EIE_Pos (3U)
22309#define MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos)
22310#define MDIOS_CR_EIE MDIOS_CR_EIE_Msk
22311#define MDIOS_CR_DPC_Pos (7U)
22312#define MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos)
22313#define MDIOS_CR_DPC MDIOS_CR_DPC_Msk
22314#define MDIOS_CR_PORT_ADDRESS_Pos (8U)
22315#define MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)
22316#define MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk
22317#define MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)
22318#define MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)
22319#define MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)
22320#define MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)
22321#define MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)
22323/******************** Bit definition for MDIOS_SR register *******************/
22324#define MDIOS_SR_PERF_Pos (0U)
22325#define MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos)
22326#define MDIOS_SR_PERF MDIOS_SR_PERF_Msk
22327#define MDIOS_SR_SERF_Pos (1U)
22328#define MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos)
22329#define MDIOS_SR_SERF MDIOS_SR_SERF_Msk
22330#define MDIOS_SR_TERF_Pos (2U)
22331#define MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos)
22332#define MDIOS_SR_TERF MDIOS_SR_TERF_Msk
22334/******************** Bit definition for MDIOS_CLRFR register *******************/
22335#define MDIOS_SR_CPERF_Pos (0U)
22336#define MDIOS_SR_CPERF_Msk (0x1UL << MDIOS_SR_CPERF_Pos)
22337#define MDIOS_SR_CPERF MDIOS_SR_CPERF_Msk
22338#define MDIOS_SR_CSERF_Pos (1U)
22339#define MDIOS_SR_CSERF_Msk (0x1UL << MDIOS_SR_CSERF_Pos)
22340#define MDIOS_SR_CSERF MDIOS_SR_CSERF_Msk
22341#define MDIOS_SR_CTERF_Pos (2U)
22342#define MDIOS_SR_CTERF_Msk (0x1UL << MDIOS_SR_CTERF_Pos)
22343#define MDIOS_SR_CTERF MDIOS_SR_CTERF_Msk
22345/******************************************************************************/
22346/* */
22347/* USB_OTG */
22348/* */
22349/******************************************************************************/
22350/******************** Bit definition forUSB_OTG_GOTGCTL register ********************/
22351#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)
22352#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)
22353#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk
22354#define USB_OTG_GOTGCTL_SRQ_Pos (1U)
22355#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)
22356#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk
22357#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)
22358#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)
22359#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk
22360#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)
22361#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)
22362#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk
22363#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)
22364#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)
22365#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk
22366#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)
22367#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)
22368#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk
22369#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)
22370#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)
22371#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk
22372#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)
22373#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)
22374#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk
22375#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)
22376#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)
22377#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk
22378#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)
22379#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)
22380#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk
22381#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)
22382#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)
22383#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk
22384#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)
22385#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)
22386#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk
22387#define USB_OTG_GOTGCTL_EHEN_Pos (12U)
22388#define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)
22389#define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk
22390#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)
22391#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)
22392#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk
22393#define USB_OTG_GOTGCTL_DBCT_Pos (17U)
22394#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)
22395#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk
22396#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)
22397#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)
22398#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk
22399#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)
22400#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)
22401#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk
22402#define USB_OTG_GOTGCTL_OTGVER_Pos (20U)
22403#define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)
22404#define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk
22406/******************** Bit definition forUSB_OTG_HCFG register ********************/
22407
22408#define USB_OTG_HCFG_FSLSPCS_Pos (0U)
22409#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)
22410#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk
22411#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)
22412#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)
22413#define USB_OTG_HCFG_FSLSS_Pos (2U)
22414#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)
22415#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk
22417/******************** Bit definition forUSB_OTG_DCFG register ********************/
22418
22419#define USB_OTG_DCFG_DSPD_Pos (0U)
22420#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)
22421#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk
22422#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)
22423#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)
22424#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)
22425#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)
22426#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk
22428#define USB_OTG_DCFG_DAD_Pos (4U)
22429#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)
22430#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk
22431#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)
22432#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)
22433#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)
22434#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)
22435#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)
22436#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)
22437#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)
22439#define USB_OTG_DCFG_PFIVL_Pos (11U)
22440#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)
22441#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk
22442#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)
22443#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)
22445#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)
22446#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)
22447#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk
22448#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)
22449#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)
22451/******************** Bit definition forUSB_OTG_PCGCR register ********************/
22452#define USB_OTG_PCGCR_STPPCLK_Pos (0U)
22453#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)
22454#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk
22455#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)
22456#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)
22457#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk
22458#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)
22459#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)
22460#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk
22462/******************** Bit definition forUSB_OTG_GOTGINT register ********************/
22463#define USB_OTG_GOTGINT_SEDET_Pos (2U)
22464#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)
22465#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk
22466#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)
22467#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)
22468#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk
22469#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)
22470#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)
22471#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk
22472#define USB_OTG_GOTGINT_HNGDET_Pos (17U)
22473#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)
22474#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk
22475#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)
22476#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)
22477#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk
22478#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)
22479#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)
22480#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk
22482/******************** Bit definition forUSB_OTG_DCTL register ********************/
22483#define USB_OTG_DCTL_RWUSIG_Pos (0U)
22484#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)
22485#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk
22486#define USB_OTG_DCTL_SDIS_Pos (1U)
22487#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)
22488#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk
22489#define USB_OTG_DCTL_GINSTS_Pos (2U)
22490#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)
22491#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk
22492#define USB_OTG_DCTL_GONSTS_Pos (3U)
22493#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)
22494#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk
22496#define USB_OTG_DCTL_TCTL_Pos (4U)
22497#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)
22498#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk
22499#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)
22500#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)
22501#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)
22502#define USB_OTG_DCTL_SGINAK_Pos (7U)
22503#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)
22504#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk
22505#define USB_OTG_DCTL_CGINAK_Pos (8U)
22506#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)
22507#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk
22508#define USB_OTG_DCTL_SGONAK_Pos (9U)
22509#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)
22510#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk
22511#define USB_OTG_DCTL_CGONAK_Pos (10U)
22512#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)
22513#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk
22514#define USB_OTG_DCTL_POPRGDNE_Pos (11U)
22515#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)
22516#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk
22518/******************** Bit definition forUSB_OTG_HFIR register ********************/
22519#define USB_OTG_HFIR_FRIVL_Pos (0U)
22520#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)
22521#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk
22523/******************** Bit definition forUSB_OTG_HFNUM register ********************/
22524#define USB_OTG_HFNUM_FRNUM_Pos (0U)
22525#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)
22526#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk
22527#define USB_OTG_HFNUM_FTREM_Pos (16U)
22528#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)
22529#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk
22531/******************** Bit definition forUSB_OTG_DSTS register ********************/
22532#define USB_OTG_DSTS_SUSPSTS_Pos (0U)
22533#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)
22534#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk
22536#define USB_OTG_DSTS_ENUMSPD_Pos (1U)
22537#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)
22538#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk
22539#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)
22540#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)
22541#define USB_OTG_DSTS_EERR_Pos (3U)
22542#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)
22543#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk
22544#define USB_OTG_DSTS_FNSOF_Pos (8U)
22545#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)
22546#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk
22548/******************** Bit definition forUSB_OTG_GAHBCFG register ********************/
22549#define USB_OTG_GAHBCFG_GINT_Pos (0U)
22550#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)
22551#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk
22553#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)
22554#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
22555#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk
22556#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
22557#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
22558#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
22559#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
22560#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)
22561#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)
22562#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)
22563#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk
22564#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)
22565#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)
22566#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk
22567#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)
22568#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)
22569#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk
22571/******************** Bit definition forUSB_OTG_GUSBCFG register ********************/
22572
22573#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)
22574#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)
22575#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk
22576#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)
22577#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)
22578#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)
22579#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)
22580#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)
22581#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk
22582#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)
22583#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)
22584#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk
22585#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)
22586#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)
22587#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk
22589#define USB_OTG_GUSBCFG_TRDT_Pos (10U)
22590#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)
22591#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk
22592#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)
22593#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)
22594#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)
22595#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)
22596#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)
22597#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)
22598#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk
22599#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)
22600#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)
22601#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk
22602#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)
22603#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)
22604#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk
22605#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)
22606#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)
22607#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk
22608#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)
22609#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)
22610#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
22611#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)
22612#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)
22613#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
22614#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)
22615#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)
22616#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk
22617#define USB_OTG_GUSBCFG_PCCI_Pos (23U)
22618#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)
22619#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk
22620#define USB_OTG_GUSBCFG_PTCI_Pos (24U)
22621#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)
22622#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk
22623#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)
22624#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)
22625#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk
22626#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)
22627#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)
22628#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk
22629#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)
22630#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)
22631#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk
22632#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)
22633#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)
22634#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk
22636/******************** Bit definition forUSB_OTG_GRSTCTL register ********************/
22637#define USB_OTG_GRSTCTL_CSRST_Pos (0U)
22638#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)
22639#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk
22640#define USB_OTG_GRSTCTL_HSRST_Pos (1U)
22641#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)
22642#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk
22643#define USB_OTG_GRSTCTL_FCRST_Pos (2U)
22644#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)
22645#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk
22646#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)
22647#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)
22648#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk
22649#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)
22650#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)
22651#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk
22653#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)
22654#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)
22655#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk
22656#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
22657#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
22658#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
22659#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
22660#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)
22661#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)
22662#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)
22663#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk
22664#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)
22665#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)
22666#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk
22668/******************** Bit definition forUSB_OTG_DIEPMSK register ********************/
22669#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)
22670#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)
22671#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk
22672#define USB_OTG_DIEPMSK_EPDM_Pos (1U)
22673#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)
22674#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk
22675#define USB_OTG_DIEPMSK_TOM_Pos (3U)
22676#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)
22677#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk
22678#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)
22679#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)
22680#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk
22681#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)
22682#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)
22683#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk
22684#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)
22685#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)
22686#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk
22687#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)
22688#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)
22689#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk
22690#define USB_OTG_DIEPMSK_BIM_Pos (9U)
22691#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)
22692#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk
22694/******************** Bit definition forUSB_OTG_HPTXSTS register ********************/
22695#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)
22696#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)
22697#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk
22699#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)
22700#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22701#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk
22702#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22703#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22704#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22705#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22706#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22707#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22708#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22709#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)
22711#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)
22712#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22713#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk
22714#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22715#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22716#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22717#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22718#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22719#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22720#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22721#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)
22723/******************** Bit definition forUSB_OTG_HAINT register ********************/
22724#define USB_OTG_HAINT_HAINT_Pos (0U)
22725#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)
22726#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk
22728/******************** Bit definition forUSB_OTG_DOEPMSK register ********************/
22729#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)
22730#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)
22731#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk
22732#define USB_OTG_DOEPMSK_EPDM_Pos (1U)
22733#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)
22734#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk
22735#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)
22736#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)
22737#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk
22738#define USB_OTG_DOEPMSK_STUPM_Pos (3U)
22739#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)
22740#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk
22741#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)
22742#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)
22743#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk
22744#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)
22745#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)
22746#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk
22747#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)
22748#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)
22749#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk
22750#define USB_OTG_DOEPMSK_OPEM_Pos (8U)
22751#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)
22752#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk
22753#define USB_OTG_DOEPMSK_BOIM_Pos (9U)
22754#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)
22755#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk
22756#define USB_OTG_DOEPMSK_BERRM_Pos (12U)
22757#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)
22758#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk
22759#define USB_OTG_DOEPMSK_NAKM_Pos (13U)
22760#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)
22761#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk
22762#define USB_OTG_DOEPMSK_NYETM_Pos (14U)
22763#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)
22764#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk
22766/******************** Bit definition forUSB_OTG_GINTSTS register ********************/
22767#define USB_OTG_GINTSTS_CMOD_Pos (0U)
22768#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)
22769#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk
22770#define USB_OTG_GINTSTS_MMIS_Pos (1U)
22771#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)
22772#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk
22773#define USB_OTG_GINTSTS_OTGINT_Pos (2U)
22774#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)
22775#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk
22776#define USB_OTG_GINTSTS_SOF_Pos (3U)
22777#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)
22778#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk
22779#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)
22780#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)
22781#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk
22782#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)
22783#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)
22784#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk
22785#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)
22786#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)
22787#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk
22788#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)
22789#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)
22790#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk
22791#define USB_OTG_GINTSTS_ESUSP_Pos (10U)
22792#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)
22793#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk
22794#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)
22795#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)
22796#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk
22797#define USB_OTG_GINTSTS_USBRST_Pos (12U)
22798#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)
22799#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk
22800#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)
22801#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)
22802#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk
22803#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)
22804#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)
22805#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk
22806#define USB_OTG_GINTSTS_EOPF_Pos (15U)
22807#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)
22808#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk
22809#define USB_OTG_GINTSTS_IEPINT_Pos (18U)
22810#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)
22811#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk
22812#define USB_OTG_GINTSTS_OEPINT_Pos (19U)
22813#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)
22814#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk
22815#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)
22816#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)
22817#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk
22818#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)
22819#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos)
22820#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
22821#define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U)
22822#define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos)
22823#define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk
22824#define USB_OTG_GINTSTS_RSTDET_Pos (23U)
22825#define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos)
22826#define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk
22827#define USB_OTG_GINTSTS_HPRTINT_Pos (24U)
22828#define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos)
22829#define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk
22830#define USB_OTG_GINTSTS_HCINT_Pos (25U)
22831#define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos)
22832#define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk
22833#define USB_OTG_GINTSTS_PTXFE_Pos (26U)
22834#define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos)
22835#define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk
22836#define USB_OTG_GINTSTS_LPMINT_Pos (27U)
22837#define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos)
22838#define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk
22839#define USB_OTG_GINTSTS_CIDSCHG_Pos (28U)
22840#define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos)
22841#define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk
22842#define USB_OTG_GINTSTS_DISCINT_Pos (29U)
22843#define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos)
22844#define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk
22845#define USB_OTG_GINTSTS_SRQINT_Pos (30U)
22846#define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos)
22847#define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk
22848#define USB_OTG_GINTSTS_WKUINT_Pos (31U)
22849#define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos)
22850#define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk
22852/******************** Bit definition forUSB_OTG_GINTMSK register ********************/
22853#define USB_OTG_GINTMSK_MMISM_Pos (1U)
22854#define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos)
22855#define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk
22856#define USB_OTG_GINTMSK_OTGINT_Pos (2U)
22857#define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos)
22858#define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk
22859#define USB_OTG_GINTMSK_SOFM_Pos (3U)
22860#define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos)
22861#define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk
22862#define USB_OTG_GINTMSK_RXFLVLM_Pos (4U)
22863#define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos)
22864#define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk
22865#define USB_OTG_GINTMSK_NPTXFEM_Pos (5U)
22866#define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos)
22867#define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk
22868#define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U)
22869#define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos)
22870#define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk
22871#define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U)
22872#define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos)
22873#define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk
22874#define USB_OTG_GINTMSK_ESUSPM_Pos (10U)
22875#define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos)
22876#define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk
22877#define USB_OTG_GINTMSK_USBSUSPM_Pos (11U)
22878#define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos)
22879#define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk
22880#define USB_OTG_GINTMSK_USBRST_Pos (12U)
22881#define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos)
22882#define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk
22883#define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U)
22884#define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos)
22885#define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk
22886#define USB_OTG_GINTMSK_ISOODRPM_Pos (14U)
22887#define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos)
22888#define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk
22889#define USB_OTG_GINTMSK_EOPFM_Pos (15U)
22890#define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos)
22891#define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk
22892#define USB_OTG_GINTMSK_EPMISM_Pos (17U)
22893#define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos)
22894#define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk
22895#define USB_OTG_GINTMSK_IEPINT_Pos (18U)
22896#define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos)
22897#define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk
22898#define USB_OTG_GINTMSK_OEPINT_Pos (19U)
22899#define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos)
22900#define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk
22901#define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U)
22902#define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos)
22903#define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk
22904#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U)
22905#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos)
22906#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
22907#define USB_OTG_GINTMSK_FSUSPM_Pos (22U)
22908#define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos)
22909#define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk
22910#define USB_OTG_GINTMSK_RSTDEM_Pos (23U)
22911#define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos)
22912#define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk
22913#define USB_OTG_GINTMSK_PRTIM_Pos (24U)
22914#define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos)
22915#define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk
22916#define USB_OTG_GINTMSK_HCIM_Pos (25U)
22917#define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos)
22918#define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk
22919#define USB_OTG_GINTMSK_PTXFEM_Pos (26U)
22920#define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos)
22921#define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk
22922#define USB_OTG_GINTMSK_LPMINTM_Pos (27U)
22923#define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos)
22924#define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk
22925#define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U)
22926#define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos)
22927#define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk
22928#define USB_OTG_GINTMSK_DISCINT_Pos (29U)
22929#define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos)
22930#define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk
22931#define USB_OTG_GINTMSK_SRQIM_Pos (30U)
22932#define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos)
22933#define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk
22934#define USB_OTG_GINTMSK_WUIM_Pos (31U)
22935#define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos)
22936#define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk
22938/******************** Bit definition forUSB_OTG_DAINT register ********************/
22939#define USB_OTG_DAINT_IEPINT_Pos (0U)
22940#define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos)
22941#define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk
22942#define USB_OTG_DAINT_OEPINT_Pos (16U)
22943#define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos)
22944#define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk
22946/******************** Bit definition forUSB_OTG_HAINTMSK register ********************/
22947#define USB_OTG_HAINTMSK_HAINTM_Pos (0U)
22948#define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos)
22949#define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk
22951/******************** Bit definition for USB_OTG_GRXSTSP register ********************/
22952#define USB_OTG_GRXSTSP_EPNUM_Pos (0U)
22953#define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos)
22954#define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk
22955#define USB_OTG_GRXSTSP_BCNT_Pos (4U)
22956#define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos)
22957#define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk
22958#define USB_OTG_GRXSTSP_DPID_Pos (15U)
22959#define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos)
22960#define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk
22961#define USB_OTG_GRXSTSP_PKTSTS_Pos (17U)
22962#define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos)
22963#define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk
22965/******************** Bit definition forUSB_OTG_DAINTMSK register ********************/
22966#define USB_OTG_DAINTMSK_IEPM_Pos (0U)
22967#define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos)
22968#define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk
22969#define USB_OTG_DAINTMSK_OEPM_Pos (16U)
22970#define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos)
22971#define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk
22973/******************** Bit definition for OTG register ********************/
22974
22975#define USB_OTG_CHNUM_Pos (0U)
22976#define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos)
22977#define USB_OTG_CHNUM USB_OTG_CHNUM_Msk
22978#define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos)
22979#define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos)
22980#define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos)
22981#define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos)
22982#define USB_OTG_BCNT_Pos (4U)
22983#define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos)
22984#define USB_OTG_BCNT USB_OTG_BCNT_Msk
22986#define USB_OTG_DPID_Pos (15U)
22987#define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos)
22988#define USB_OTG_DPID USB_OTG_DPID_Msk
22989#define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos)
22990#define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos)
22992#define USB_OTG_PKTSTS_Pos (17U)
22993#define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos)
22994#define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk
22995#define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos)
22996#define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos)
22997#define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos)
22998#define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos)
23000#define USB_OTG_EPNUM_Pos (0U)
23001#define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos)
23002#define USB_OTG_EPNUM USB_OTG_EPNUM_Msk
23003#define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos)
23004#define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos)
23005#define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos)
23006#define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos)
23008#define USB_OTG_FRMNUM_Pos (21U)
23009#define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos)
23010#define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk
23011#define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos)
23012#define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos)
23013#define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos)
23014#define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos)
23016/******************** Bit definition forUSB_OTG_GRXFSIZ register ********************/
23017#define USB_OTG_GRXFSIZ_RXFD_Pos (0U)
23018#define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos)
23019#define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk
23021/******************** Bit definition forUSB_OTG_DVBUSDIS register ********************/
23022#define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U)
23023#define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos)
23024#define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk
23026/******************** Bit definition for OTG register ********************/
23027#define USB_OTG_NPTXFSA_Pos (0U)
23028#define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos)
23029#define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk
23030#define USB_OTG_NPTXFD_Pos (16U)
23031#define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos)
23032#define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk
23033#define USB_OTG_TX0FSA_Pos (0U)
23034#define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos)
23035#define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk
23036#define USB_OTG_TX0FD_Pos (16U)
23037#define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos)
23038#define USB_OTG_TX0FD USB_OTG_TX0FD_Msk
23040/******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/
23041#define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U)
23042#define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos)
23043#define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk
23045/******************** Bit definition forUSB_OTG_GNPTXSTS register ********************/
23046#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U)
23047#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos)
23048#define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk
23050#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U)
23051#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23052#define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk
23053#define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23054#define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23055#define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23056#define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23057#define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23058#define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23059#define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23060#define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos)
23062#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U)
23063#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23064#define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk
23065#define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23066#define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23067#define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23068#define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23069#define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23070#define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23071#define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos)
23073/******************** Bit definition forUSB_OTG_DTHRCTL register ********************/
23074#define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U)
23075#define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos)
23076#define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk
23077#define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U)
23078#define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos)
23079#define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk
23081#define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U)
23082#define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23083#define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk
23084#define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23085#define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23086#define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23087#define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23088#define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23089#define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23090#define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23091#define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23092#define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos)
23093#define USB_OTG_DTHRCTL_RXTHREN_Pos (16U)
23094#define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos)
23095#define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk
23097#define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U)
23098#define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23099#define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk
23100#define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23101#define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23102#define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23103#define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23104#define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23105#define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23106#define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23107#define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23108#define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos)
23109#define USB_OTG_DTHRCTL_ARPEN_Pos (27U)
23110#define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos)
23111#define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk
23113/******************** Bit definition forUSB_OTG_DIEPEMPMSK register ********************/
23114#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U)
23115#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos)
23116#define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
23118/******************** Bit definition forUSB_OTG_DEACHINT register ********************/
23119#define USB_OTG_DEACHINT_IEP1INT_Pos (1U)
23120#define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos)
23121#define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk
23122#define USB_OTG_DEACHINT_OEP1INT_Pos (17U)
23123#define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos)
23124#define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk
23126/******************** Bit definition forUSB_OTG_GCCFG register ********************/
23127#define USB_OTG_GCCFG_DCDET_Pos (0U)
23128#define USB_OTG_GCCFG_DCDET_Msk (0x1UL << USB_OTG_GCCFG_DCDET_Pos)
23129#define USB_OTG_GCCFG_DCDET USB_OTG_GCCFG_DCDET_Msk
23130#define USB_OTG_GCCFG_PDET_Pos (1U)
23131#define USB_OTG_GCCFG_PDET_Msk (0x1UL << USB_OTG_GCCFG_PDET_Pos)
23132#define USB_OTG_GCCFG_PDET USB_OTG_GCCFG_PDET_Msk
23133#define USB_OTG_GCCFG_SDET_Pos (2U)
23134#define USB_OTG_GCCFG_SDET_Msk (0x1UL << USB_OTG_GCCFG_SDET_Pos)
23135#define USB_OTG_GCCFG_SDET USB_OTG_GCCFG_SDET_Msk
23136#define USB_OTG_GCCFG_PS2DET_Pos (3U)
23137#define USB_OTG_GCCFG_PS2DET_Msk (0x1UL << USB_OTG_GCCFG_PS2DET_Pos)
23138#define USB_OTG_GCCFG_PS2DET USB_OTG_GCCFG_PS2DET_Msk
23139#define USB_OTG_GCCFG_PWRDWN_Pos (16U)
23140#define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos)
23141#define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk
23142#define USB_OTG_GCCFG_BCDEN_Pos (17U)
23143#define USB_OTG_GCCFG_BCDEN_Msk (0x1UL << USB_OTG_GCCFG_BCDEN_Pos)
23144#define USB_OTG_GCCFG_BCDEN USB_OTG_GCCFG_BCDEN_Msk
23145#define USB_OTG_GCCFG_DCDEN_Pos (18U)
23146#define USB_OTG_GCCFG_DCDEN_Msk (0x1UL << USB_OTG_GCCFG_DCDEN_Pos)
23147#define USB_OTG_GCCFG_DCDEN USB_OTG_GCCFG_DCDEN_Msk
23148#define USB_OTG_GCCFG_PDEN_Pos (19U)
23149#define USB_OTG_GCCFG_PDEN_Msk (0x1UL << USB_OTG_GCCFG_PDEN_Pos)
23150#define USB_OTG_GCCFG_PDEN USB_OTG_GCCFG_PDEN_Msk
23151#define USB_OTG_GCCFG_SDEN_Pos (20U)
23152#define USB_OTG_GCCFG_SDEN_Msk (0x1UL << USB_OTG_GCCFG_SDEN_Pos)
23153#define USB_OTG_GCCFG_SDEN USB_OTG_GCCFG_SDEN_Msk
23154#define USB_OTG_GCCFG_VBDEN_Pos (21U)
23155#define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos)
23156#define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk
23158/******************** Bit definition forUSB_OTG_GPWRDN) register ********************/
23159#define USB_OTG_GPWRDN_ADPMEN_Pos (0U)
23160#define USB_OTG_GPWRDN_ADPMEN_Msk (0x1UL << USB_OTG_GPWRDN_ADPMEN_Pos)
23161#define USB_OTG_GPWRDN_ADPMEN USB_OTG_GPWRDN_ADPMEN_Msk
23162#define USB_OTG_GPWRDN_ADPIF_Pos (23U)
23163#define USB_OTG_GPWRDN_ADPIF_Msk (0x1UL << USB_OTG_GPWRDN_ADPIF_Pos)
23164#define USB_OTG_GPWRDN_ADPIF USB_OTG_GPWRDN_ADPIF_Msk
23166/******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/
23167#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U)
23168#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos)
23169#define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk
23170#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U)
23171#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos)
23172#define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk
23174/******************** Bit definition forUSB_OTG_CID register ********************/
23175#define USB_OTG_CID_PRODUCT_ID_Pos (0U)
23176#define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos)
23177#define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk
23179/******************** Bit definition for USB_OTG_GLPMCFG register ********************/
23180#define USB_OTG_GLPMCFG_LPMEN_Pos (0U)
23181#define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos)
23182#define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk
23183#define USB_OTG_GLPMCFG_LPMACK_Pos (1U)
23184#define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos)
23185#define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk
23186#define USB_OTG_GLPMCFG_BESL_Pos (2U)
23187#define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos)
23188#define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk
23189#define USB_OTG_GLPMCFG_REMWAKE_Pos (6U)
23190#define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos)
23191#define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk
23192#define USB_OTG_GLPMCFG_L1SSEN_Pos (7U)
23193#define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos)
23194#define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk
23195#define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U)
23196#define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos)
23197#define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk
23198#define USB_OTG_GLPMCFG_L1DSEN_Pos (12U)
23199#define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos)
23200#define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk
23201#define USB_OTG_GLPMCFG_LPMRSP_Pos (13U)
23202#define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos)
23203#define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk
23204#define USB_OTG_GLPMCFG_SLPSTS_Pos (15U)
23205#define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos)
23206#define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk
23207#define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U)
23208#define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos)
23209#define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk
23210#define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U)
23211#define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos)
23212#define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk
23213#define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U)
23214#define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos)
23215#define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk
23216#define USB_OTG_GLPMCFG_SNDLPM_Pos (24U)
23217#define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos)
23218#define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk
23219#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U)
23220#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos)
23221#define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk
23222#define USB_OTG_GLPMCFG_ENBESL_Pos (28U)
23223#define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos)
23224#define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk
23226/******************** Bit definition forUSB_OTG_DIEPEACHMSK1 register ********************/
23227#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U)
23228#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos)
23229#define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk
23230#define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U)
23231#define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos)
23232#define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk
23233#define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U)
23234#define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos)
23235#define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk
23236#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U)
23237#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos)
23238#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
23239#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U)
23240#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos)
23241#define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
23242#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U)
23243#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos)
23244#define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
23245#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U)
23246#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos)
23247#define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk
23248#define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U)
23249#define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos)
23250#define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk
23251#define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U)
23252#define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos)
23253#define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk
23255/******************** Bit definition forUSB_OTG_HPRT register ********************/
23256#define USB_OTG_HPRT_PCSTS_Pos (0U)
23257#define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos)
23258#define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk
23259#define USB_OTG_HPRT_PCDET_Pos (1U)
23260#define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos)
23261#define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk
23262#define USB_OTG_HPRT_PENA_Pos (2U)
23263#define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos)
23264#define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk
23265#define USB_OTG_HPRT_PENCHNG_Pos (3U)
23266#define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos)
23267#define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk
23268#define USB_OTG_HPRT_POCA_Pos (4U)
23269#define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos)
23270#define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk
23271#define USB_OTG_HPRT_POCCHNG_Pos (5U)
23272#define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos)
23273#define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk
23274#define USB_OTG_HPRT_PRES_Pos (6U)
23275#define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos)
23276#define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk
23277#define USB_OTG_HPRT_PSUSP_Pos (7U)
23278#define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos)
23279#define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk
23280#define USB_OTG_HPRT_PRST_Pos (8U)
23281#define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos)
23282#define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk
23284#define USB_OTG_HPRT_PLSTS_Pos (10U)
23285#define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos)
23286#define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk
23287#define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos)
23288#define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos)
23289#define USB_OTG_HPRT_PPWR_Pos (12U)
23290#define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos)
23291#define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk
23293#define USB_OTG_HPRT_PTCTL_Pos (13U)
23294#define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos)
23295#define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk
23296#define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos)
23297#define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos)
23298#define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos)
23299#define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos)
23301#define USB_OTG_HPRT_PSPD_Pos (17U)
23302#define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos)
23303#define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk
23304#define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos)
23305#define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos)
23307/******************** Bit definition forUSB_OTG_DOEPEACHMSK1 register ********************/
23308#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U)
23309#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos)
23310#define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk
23311#define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U)
23312#define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos)
23313#define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk
23314#define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U)
23315#define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos)
23316#define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk
23317#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U)
23318#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos)
23319#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
23320#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U)
23321#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos)
23322#define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
23323#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U)
23324#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos)
23325#define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
23326#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U)
23327#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos)
23328#define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk
23329#define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U)
23330#define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos)
23331#define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk
23332#define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U)
23333#define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos)
23334#define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk
23335#define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U)
23336#define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos)
23337#define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk
23338#define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U)
23339#define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos)
23340#define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk
23342/******************** Bit definition forUSB_OTG_HPTXFSIZ register ********************/
23343#define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U)
23344#define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos)
23345#define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk
23346#define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U)
23347#define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos)
23348#define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk
23350/******************** Bit definition forUSB_OTG_DIEPCTL register ********************/
23351#define USB_OTG_DIEPCTL_MPSIZ_Pos (0U)
23352#define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)
23353#define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk
23354#define USB_OTG_DIEPCTL_USBAEP_Pos (15U)
23355#define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)
23356#define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk
23357#define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U)
23358#define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)
23359#define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk
23360#define USB_OTG_DIEPCTL_NAKSTS_Pos (17U)
23361#define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)
23362#define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk
23364#define USB_OTG_DIEPCTL_EPTYP_Pos (18U)
23365#define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)
23366#define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk
23367#define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)
23368#define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)
23369#define USB_OTG_DIEPCTL_STALL_Pos (21U)
23370#define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)
23371#define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk
23373#define USB_OTG_DIEPCTL_TXFNUM_Pos (22U)
23374#define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)
23375#define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk
23376#define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
23377#define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
23378#define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
23379#define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)
23380#define USB_OTG_DIEPCTL_CNAK_Pos (26U)
23381#define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)
23382#define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk
23383#define USB_OTG_DIEPCTL_SNAK_Pos (27U)
23384#define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)
23385#define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk
23386#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U)
23387#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos)
23388#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
23389#define USB_OTG_DIEPCTL_SODDFRM_Pos (29U)
23390#define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)
23391#define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk
23392#define USB_OTG_DIEPCTL_EPDIS_Pos (30U)
23393#define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)
23394#define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk
23395#define USB_OTG_DIEPCTL_EPENA_Pos (31U)
23396#define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)
23397#define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk
23399/******************** Bit definition forUSB_OTG_HCCHAR register ********************/
23400#define USB_OTG_HCCHAR_MPSIZ_Pos (0U)
23401#define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos)
23402#define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk
23404#define USB_OTG_HCCHAR_EPNUM_Pos (11U)
23405#define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos)
23406#define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk
23407#define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos)
23408#define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos)
23409#define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos)
23410#define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos)
23411#define USB_OTG_HCCHAR_EPDIR_Pos (15U)
23412#define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos)
23413#define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk
23414#define USB_OTG_HCCHAR_LSDEV_Pos (17U)
23415#define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos)
23416#define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk
23418#define USB_OTG_HCCHAR_EPTYP_Pos (18U)
23419#define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos)
23420#define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk
23421#define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos)
23422#define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos)
23424#define USB_OTG_HCCHAR_MC_Pos (20U)
23425#define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos)
23426#define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk
23427#define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos)
23428#define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos)
23430#define USB_OTG_HCCHAR_DAD_Pos (22U)
23431#define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos)
23432#define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk
23433#define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos)
23434#define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos)
23435#define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos)
23436#define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos)
23437#define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos)
23438#define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos)
23439#define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos)
23440#define USB_OTG_HCCHAR_ODDFRM_Pos (29U)
23441#define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos)
23442#define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk
23443#define USB_OTG_HCCHAR_CHDIS_Pos (30U)
23444#define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos)
23445#define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk
23446#define USB_OTG_HCCHAR_CHENA_Pos (31U)
23447#define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos)
23448#define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk
23450/******************** Bit definition forUSB_OTG_HCSPLT register ********************/
23451
23452#define USB_OTG_HCSPLT_PRTADDR_Pos (0U)
23453#define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos)
23454#define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk
23455#define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23456#define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23457#define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23458#define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23459#define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23460#define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23461#define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos)
23463#define USB_OTG_HCSPLT_HUBADDR_Pos (7U)
23464#define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos)
23465#define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk
23466#define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23467#define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23468#define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23469#define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23470#define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23471#define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23472#define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos)
23474#define USB_OTG_HCSPLT_XACTPOS_Pos (14U)
23475#define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)
23476#define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk
23477#define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)
23478#define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)
23479#define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U)
23480#define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos)
23481#define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk
23482#define USB_OTG_HCSPLT_SPLITEN_Pos (31U)
23483#define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)
23484#define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk
23486/******************** Bit definition forUSB_OTG_HCINT register ********************/
23487#define USB_OTG_HCINT_XFRC_Pos (0U)
23488#define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos)
23489#define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk
23490#define USB_OTG_HCINT_CHH_Pos (1U)
23491#define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos)
23492#define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk
23493#define USB_OTG_HCINT_AHBERR_Pos (2U)
23494#define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos)
23495#define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk
23496#define USB_OTG_HCINT_STALL_Pos (3U)
23497#define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos)
23498#define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk
23499#define USB_OTG_HCINT_NAK_Pos (4U)
23500#define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos)
23501#define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk
23502#define USB_OTG_HCINT_ACK_Pos (5U)
23503#define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos)
23504#define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk
23505#define USB_OTG_HCINT_NYET_Pos (6U)
23506#define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos)
23507#define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk
23508#define USB_OTG_HCINT_TXERR_Pos (7U)
23509#define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos)
23510#define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk
23511#define USB_OTG_HCINT_BBERR_Pos (8U)
23512#define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos)
23513#define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk
23514#define USB_OTG_HCINT_FRMOR_Pos (9U)
23515#define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos)
23516#define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk
23517#define USB_OTG_HCINT_DTERR_Pos (10U)
23518#define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos)
23519#define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk
23521/******************** Bit definition forUSB_OTG_DIEPINT register ********************/
23522#define USB_OTG_DIEPINT_XFRC_Pos (0U)
23523#define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos)
23524#define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk
23525#define USB_OTG_DIEPINT_EPDISD_Pos (1U)
23526#define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos)
23527#define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk
23528#define USB_OTG_DIEPINT_AHBERR_Pos (2U)
23529#define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos)
23530#define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk
23531#define USB_OTG_DIEPINT_TOC_Pos (3U)
23532#define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos)
23533#define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk
23534#define USB_OTG_DIEPINT_ITTXFE_Pos (4U)
23535#define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos)
23536#define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk
23537#define USB_OTG_DIEPINT_INEPNM_Pos (5U)
23538#define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos)
23539#define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk
23540#define USB_OTG_DIEPINT_INEPNE_Pos (6U)
23541#define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos)
23542#define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk
23543#define USB_OTG_DIEPINT_TXFE_Pos (7U)
23544#define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos)
23545#define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk
23546#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U)
23547#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos)
23548#define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk
23549#define USB_OTG_DIEPINT_BNA_Pos (9U)
23550#define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos)
23551#define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk
23552#define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U)
23553#define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos)
23554#define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk
23555#define USB_OTG_DIEPINT_BERR_Pos (12U)
23556#define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos)
23557#define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk
23558#define USB_OTG_DIEPINT_NAK_Pos (13U)
23559#define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos)
23560#define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk
23562/******************** Bit definition forUSB_OTG_HCINTMSK register ********************/
23563#define USB_OTG_HCINTMSK_XFRCM_Pos (0U)
23564#define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos)
23565#define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk
23566#define USB_OTG_HCINTMSK_CHHM_Pos (1U)
23567#define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos)
23568#define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk
23569#define USB_OTG_HCINTMSK_AHBERR_Pos (2U)
23570#define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos)
23571#define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk
23572#define USB_OTG_HCINTMSK_STALLM_Pos (3U)
23573#define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos)
23574#define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk
23575#define USB_OTG_HCINTMSK_NAKM_Pos (4U)
23576#define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos)
23577#define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk
23578#define USB_OTG_HCINTMSK_ACKM_Pos (5U)
23579#define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos)
23580#define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk
23581#define USB_OTG_HCINTMSK_NYET_Pos (6U)
23582#define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos)
23583#define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk
23584#define USB_OTG_HCINTMSK_TXERRM_Pos (7U)
23585#define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos)
23586#define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk
23587#define USB_OTG_HCINTMSK_BBERRM_Pos (8U)
23588#define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos)
23589#define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk
23590#define USB_OTG_HCINTMSK_FRMORM_Pos (9U)
23591#define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos)
23592#define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk
23593#define USB_OTG_HCINTMSK_DTERRM_Pos (10U)
23594#define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos)
23595#define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk
23597/******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/
23598
23599#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U)
23600#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos)
23601#define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk
23602#define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U)
23603#define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos)
23604#define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk
23605#define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U)
23606#define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos)
23607#define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk
23608/******************** Bit definition forUSB_OTG_HCTSIZ register ********************/
23609#define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U)
23610#define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos)
23611#define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk
23612#define USB_OTG_HCTSIZ_PKTCNT_Pos (19U)
23613#define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos)
23614#define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk
23615#define USB_OTG_HCTSIZ_DOPING_Pos (31U)
23616#define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos)
23617#define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk
23618#define USB_OTG_HCTSIZ_DPID_Pos (29U)
23619#define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos)
23620#define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk
23621#define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos)
23622#define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos)
23624/******************** Bit definition forUSB_OTG_DIEPDMA register ********************/
23625#define USB_OTG_DIEPDMA_DMAADDR_Pos (0U)
23626#define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos)
23627#define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk
23629/******************** Bit definition forUSB_OTG_HCDMA register ********************/
23630#define USB_OTG_HCDMA_DMAADDR_Pos (0U)
23631#define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos)
23632#define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk
23634/******************** Bit definition forUSB_OTG_DTXFSTS register ********************/
23635#define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U)
23636#define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos)
23637#define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk
23639/******************** Bit definition forUSB_OTG_DIEPTXF register ********************/
23640#define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U)
23641#define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos)
23642#define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk
23643#define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U)
23644#define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos)
23645#define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk
23647/******************** Bit definition forUSB_OTG_DOEPCTL register ********************/
23648
23649#define USB_OTG_DOEPCTL_MPSIZ_Pos (0U)
23650#define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos)
23651#define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk
23652#define USB_OTG_DOEPCTL_USBAEP_Pos (15U)
23653#define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos)
23654#define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk
23655#define USB_OTG_DOEPCTL_NAKSTS_Pos (17U)
23656#define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos)
23657#define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk
23658#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U)
23659#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos)
23660#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
23661#define USB_OTG_DOEPCTL_SODDFRM_Pos (29U)
23662#define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos)
23663#define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk
23664#define USB_OTG_DOEPCTL_EPTYP_Pos (18U)
23665#define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos)
23666#define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk
23667#define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos)
23668#define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos)
23669#define USB_OTG_DOEPCTL_SNPM_Pos (20U)
23670#define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos)
23671#define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk
23672#define USB_OTG_DOEPCTL_STALL_Pos (21U)
23673#define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos)
23674#define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk
23675#define USB_OTG_DOEPCTL_CNAK_Pos (26U)
23676#define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos)
23677#define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk
23678#define USB_OTG_DOEPCTL_SNAK_Pos (27U)
23679#define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos)
23680#define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk
23681#define USB_OTG_DOEPCTL_EPDIS_Pos (30U)
23682#define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos)
23683#define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk
23684#define USB_OTG_DOEPCTL_EPENA_Pos (31U)
23685#define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos)
23686#define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk
23688/******************** Bit definition forUSB_OTG_DOEPINT register ********************/
23689#define USB_OTG_DOEPINT_XFRC_Pos (0U)
23690#define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos)
23691#define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk
23692#define USB_OTG_DOEPINT_EPDISD_Pos (1U)
23693#define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos)
23694#define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk
23695#define USB_OTG_DOEPINT_AHBERR_Pos (2U)
23696#define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos)
23697#define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk
23698#define USB_OTG_DOEPINT_STUP_Pos (3U)
23699#define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos)
23700#define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk
23701#define USB_OTG_DOEPINT_OTEPDIS_Pos (4U)
23702#define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos)
23703#define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk
23704#define USB_OTG_DOEPINT_OTEPSPR_Pos (5U)
23705#define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos)
23706#define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk
23707#define USB_OTG_DOEPINT_B2BSTUP_Pos (6U)
23708#define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos)
23709#define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk
23710#define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U)
23711#define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos)
23712#define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk
23713#define USB_OTG_DOEPINT_BNA_Pos (9U)
23714#define USB_OTG_DOEPINT_BNA_Msk (0x1UL << USB_OTG_DOEPINT_BNA_Pos)
23715#define USB_OTG_DOEPINT_BNA USB_OTG_DOEPINT_BNA_Msk
23716#define USB_OTG_DOEPINT_BERR_Pos (12U)
23717#define USB_OTG_DOEPINT_BERR_Msk (0x1UL << USB_OTG_DOEPINT_BERR_Pos)
23718#define USB_OTG_DOEPINT_BERR USB_OTG_DOEPINT_BERR_Msk
23719#define USB_OTG_DOEPINT_NAK_Pos (13U)
23720#define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos)
23721#define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk
23722#define USB_OTG_DOEPINT_NYET_Pos (14U)
23723#define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos)
23724#define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk
23725#define USB_OTG_DOEPINT_STPKTRX_Pos (15U)
23726#define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos)
23727#define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk
23729/******************** Bit definition forUSB_OTG_DOEPTSIZ register ********************/
23730
23731#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U)
23732#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos)
23733#define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk
23734#define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U)
23735#define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos)
23736#define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk
23738#define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U)
23739#define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
23740#define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk
23741#define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
23742#define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos)
23744/******************** Bit definition for PCGCCTL register ********************/
23745#define USB_OTG_PCGCCTL_STOPCLK_Pos (0U)
23746#define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos)
23747#define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk
23748#define USB_OTG_PCGCCTL_GATECLK_Pos (1U)
23749#define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos)
23750#define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk
23751#define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U)
23752#define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos)
23753#define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk
23767/******************************* ADC Instances ********************************/
23768#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
23769 ((INSTANCE) == ADC2) || \
23770 ((INSTANCE) == ADC3))
23771
23772#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
23773
23774#define IS_ADC_COMMON_INSTANCE(INSTANCE) (((INSTANCE) == ADC12_COMMON) ||\
23775 ((INSTANCE) == ADC3_COMMON))
23776
23777/******************************* CORDIC Instances *****************************/
23778#define IS_CORDIC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)
23779
23780/******************************** FMAC Instances ******************************/
23781#define IS_FMAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)
23782
23783/******************************** COMP Instances ******************************/
23784#define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
23785 ((INSTANCE) == COMP2))
23786
23787#define IS_COMP_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == COMP12_COMMON)
23788/******************** COMP Instances with window mode capability **************/
23789#define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)
23790
23791/******************************** DTS Instances ******************************/
23792#define IS_DTS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DTS)
23793
23794/******************************* CRC Instances ********************************/
23795#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
23796
23797/******************************* DAC Instances ********************************/
23798#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
23799/******************************* DCMI Instances *******************************/
23800#define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)
23801
23802/******************************* DELAYBLOCK Instances *******************************/
23803#define IS_DLYB_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DLYB_SDMMC1) || \
23804 ((INSTANCE) == DLYB_SDMMC2) || \
23805 ((INSTANCE) == DLYB_OCTOSPI1) || \
23806 ((INSTANCE) == DLYB_OCTOSPI2) )
23807/****************************** DFSDM Instances *******************************/
23808#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
23809 ((INSTANCE) == DFSDM1_Filter1) || \
23810 ((INSTANCE) == DFSDM1_Filter2) || \
23811 ((INSTANCE) == DFSDM1_Filter3))
23812
23813#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
23814 ((INSTANCE) == DFSDM1_Channel1) || \
23815 ((INSTANCE) == DFSDM1_Channel2) || \
23816 ((INSTANCE) == DFSDM1_Channel3) || \
23817 ((INSTANCE) == DFSDM1_Channel4) || \
23818 ((INSTANCE) == DFSDM1_Channel5) || \
23819 ((INSTANCE) == DFSDM1_Channel6) || \
23820 ((INSTANCE) == DFSDM1_Channel7))
23821/****************************** RAMECC Instances ******************************/
23822#define IS_RAMECC_MONITOR_ALL_INSTANCE(INSTANCE) (((INSTANCE) == RAMECC1_Monitor1) || \
23823 ((INSTANCE) == RAMECC1_Monitor2) || \
23824 ((INSTANCE) == RAMECC1_Monitor3) || \
23825 ((INSTANCE) == RAMECC1_Monitor4) || \
23826 ((INSTANCE) == RAMECC1_Monitor5) || \
23827 ((INSTANCE) == RAMECC1_Monitor6) || \
23828 ((INSTANCE) == RAMECC2_Monitor1) || \
23829 ((INSTANCE) == RAMECC2_Monitor2) || \
23830 ((INSTANCE) == RAMECC2_Monitor3) || \
23831 ((INSTANCE) == RAMECC3_Monitor1) || \
23832 ((INSTANCE) == RAMECC3_Monitor2))
23833
23834/******************************** DMA Instances *******************************/
23835#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
23836 ((INSTANCE) == DMA1_Stream1) || \
23837 ((INSTANCE) == DMA1_Stream2) || \
23838 ((INSTANCE) == DMA1_Stream3) || \
23839 ((INSTANCE) == DMA1_Stream4) || \
23840 ((INSTANCE) == DMA1_Stream5) || \
23841 ((INSTANCE) == DMA1_Stream6) || \
23842 ((INSTANCE) == DMA1_Stream7) || \
23843 ((INSTANCE) == DMA2_Stream0) || \
23844 ((INSTANCE) == DMA2_Stream1) || \
23845 ((INSTANCE) == DMA2_Stream2) || \
23846 ((INSTANCE) == DMA2_Stream3) || \
23847 ((INSTANCE) == DMA2_Stream4) || \
23848 ((INSTANCE) == DMA2_Stream5) || \
23849 ((INSTANCE) == DMA2_Stream6) || \
23850 ((INSTANCE) == DMA2_Stream7) || \
23851 ((INSTANCE) == BDMA_Channel0) || \
23852 ((INSTANCE) == BDMA_Channel1) || \
23853 ((INSTANCE) == BDMA_Channel2) || \
23854 ((INSTANCE) == BDMA_Channel3) || \
23855 ((INSTANCE) == BDMA_Channel4) || \
23856 ((INSTANCE) == BDMA_Channel5) || \
23857 ((INSTANCE) == BDMA_Channel6) || \
23858 ((INSTANCE) == BDMA_Channel7))
23859
23860/****************************** BDMA CHANNEL Instances ***************************/
23861#define IS_BDMA_CHANNEL_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || \
23862 ((INSTANCE) == BDMA_Channel1) || \
23863 ((INSTANCE) == BDMA_Channel2) || \
23864 ((INSTANCE) == BDMA_Channel3) || \
23865 ((INSTANCE) == BDMA_Channel4) || \
23866 ((INSTANCE) == BDMA_Channel5) || \
23867 ((INSTANCE) == BDMA_Channel6) || \
23868 ((INSTANCE) == BDMA_Channel7))
23869
23870/****************************** DMA DMAMUX ALL Instances ***************************/
23871#define IS_DMA_DMAMUX_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
23872 ((INSTANCE) == DMA1_Stream1) || \
23873 ((INSTANCE) == DMA1_Stream2) || \
23874 ((INSTANCE) == DMA1_Stream3) || \
23875 ((INSTANCE) == DMA1_Stream4) || \
23876 ((INSTANCE) == DMA1_Stream5) || \
23877 ((INSTANCE) == DMA1_Stream6) || \
23878 ((INSTANCE) == DMA1_Stream7) || \
23879 ((INSTANCE) == DMA2_Stream0) || \
23880 ((INSTANCE) == DMA2_Stream1) || \
23881 ((INSTANCE) == DMA2_Stream2) || \
23882 ((INSTANCE) == DMA2_Stream3) || \
23883 ((INSTANCE) == DMA2_Stream4) || \
23884 ((INSTANCE) == DMA2_Stream5) || \
23885 ((INSTANCE) == DMA2_Stream6) || \
23886 ((INSTANCE) == DMA2_Stream7) || \
23887 ((INSTANCE) == BDMA_Channel0) || \
23888 ((INSTANCE) == BDMA_Channel1) || \
23889 ((INSTANCE) == BDMA_Channel2) || \
23890 ((INSTANCE) == BDMA_Channel3) || \
23891 ((INSTANCE) == BDMA_Channel4) || \
23892 ((INSTANCE) == BDMA_Channel5) || \
23893 ((INSTANCE) == BDMA_Channel6) || \
23894 ((INSTANCE) == BDMA_Channel7))
23895
23896/****************************** BDMA DMAMUX Instances ***************************/
23897#define IS_BDMA_CHANNEL_DMAMUX_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || \
23898 ((INSTANCE) == BDMA_Channel1) || \
23899 ((INSTANCE) == BDMA_Channel2) || \
23900 ((INSTANCE) == BDMA_Channel3) || \
23901 ((INSTANCE) == BDMA_Channel4) || \
23902 ((INSTANCE) == BDMA_Channel5) || \
23903 ((INSTANCE) == BDMA_Channel6) || \
23904 ((INSTANCE) == BDMA_Channel7))
23905
23906/****************************** DMA STREAM Instances ***************************/
23907#define IS_DMA_STREAM_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
23908 ((INSTANCE) == DMA1_Stream1) || \
23909 ((INSTANCE) == DMA1_Stream2) || \
23910 ((INSTANCE) == DMA1_Stream3) || \
23911 ((INSTANCE) == DMA1_Stream4) || \
23912 ((INSTANCE) == DMA1_Stream5) || \
23913 ((INSTANCE) == DMA1_Stream6) || \
23914 ((INSTANCE) == DMA1_Stream7) || \
23915 ((INSTANCE) == DMA2_Stream0) || \
23916 ((INSTANCE) == DMA2_Stream1) || \
23917 ((INSTANCE) == DMA2_Stream2) || \
23918 ((INSTANCE) == DMA2_Stream3) || \
23919 ((INSTANCE) == DMA2_Stream4) || \
23920 ((INSTANCE) == DMA2_Stream5) || \
23921 ((INSTANCE) == DMA2_Stream6) || \
23922 ((INSTANCE) == DMA2_Stream7))
23923
23924/****************************** DMA DMAMUX Instances ***************************/
23925#define IS_DMA_STREAM_DMAMUX_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
23926 ((INSTANCE) == DMA1_Stream1) || \
23927 ((INSTANCE) == DMA1_Stream2) || \
23928 ((INSTANCE) == DMA1_Stream3) || \
23929 ((INSTANCE) == DMA1_Stream4) || \
23930 ((INSTANCE) == DMA1_Stream5) || \
23931 ((INSTANCE) == DMA1_Stream6) || \
23932 ((INSTANCE) == DMA1_Stream7) || \
23933 ((INSTANCE) == DMA2_Stream0) || \
23934 ((INSTANCE) == DMA2_Stream1) || \
23935 ((INSTANCE) == DMA2_Stream2) || \
23936 ((INSTANCE) == DMA2_Stream3) || \
23937 ((INSTANCE) == DMA2_Stream4) || \
23938 ((INSTANCE) == DMA2_Stream5) || \
23939 ((INSTANCE) == DMA2_Stream6) || \
23940 ((INSTANCE) == DMA2_Stream7))
23941
23942/******************************** DMA Request Generator Instances **************/
23943#define IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
23944 ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
23945 ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
23946 ((INSTANCE) == DMAMUX1_RequestGenerator3) || \
23947 ((INSTANCE) == DMAMUX1_RequestGenerator4) || \
23948 ((INSTANCE) == DMAMUX1_RequestGenerator5) || \
23949 ((INSTANCE) == DMAMUX1_RequestGenerator6) || \
23950 ((INSTANCE) == DMAMUX1_RequestGenerator7) || \
23951 ((INSTANCE) == DMAMUX2_RequestGenerator0) || \
23952 ((INSTANCE) == DMAMUX2_RequestGenerator1) || \
23953 ((INSTANCE) == DMAMUX2_RequestGenerator2) || \
23954 ((INSTANCE) == DMAMUX2_RequestGenerator3) || \
23955 ((INSTANCE) == DMAMUX2_RequestGenerator4) || \
23956 ((INSTANCE) == DMAMUX2_RequestGenerator5) || \
23957 ((INSTANCE) == DMAMUX2_RequestGenerator6) || \
23958 ((INSTANCE) == DMAMUX2_RequestGenerator7))
23959
23960/******************************* DMA2D Instances *******************************/
23961#define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)
23962
23963/******************************* OTFDEC Instances ******************************/
23964#define IS_OTFDEC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == OTFDEC1) || \
23965 ((__INSTANCE__) == OTFDEC2))
23966
23967/****************************** PSSI Instance *********************************/
23968#define IS_PSSI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == PSSI)
23969
23970/******************************** MDMA Request Generator Instances **************/
23971#define IS_MDMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == MDMA_Channel0) || \
23972 ((INSTANCE) == MDMA_Channel1) || \
23973 ((INSTANCE) == MDMA_Channel2) || \
23974 ((INSTANCE) == MDMA_Channel3) || \
23975 ((INSTANCE) == MDMA_Channel4) || \
23976 ((INSTANCE) == MDMA_Channel5) || \
23977 ((INSTANCE) == MDMA_Channel6) || \
23978 ((INSTANCE) == MDMA_Channel7) || \
23979 ((INSTANCE) == MDMA_Channel8) || \
23980 ((INSTANCE) == MDMA_Channel9) || \
23981 ((INSTANCE) == MDMA_Channel10) || \
23982 ((INSTANCE) == MDMA_Channel11) || \
23983 ((INSTANCE) == MDMA_Channel12) || \
23984 ((INSTANCE) == MDMA_Channel13) || \
23985 ((INSTANCE) == MDMA_Channel14) || \
23986 ((INSTANCE) == MDMA_Channel15))
23987
23988
23989/******************************* FDCAN Instances ******************************/
23990#define IS_FDCAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == FDCAN1) || \
23991 ((__INSTANCE__) == FDCAN2) || \
23992 ((__INSTANCE__) == FDCAN3))
23993
23994#define IS_FDCAN_TT_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FDCAN1)
23995
23996/******************************* GPIO Instances *******************************/
23997#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
23998 ((INSTANCE) == GPIOB) || \
23999 ((INSTANCE) == GPIOC) || \
24000 ((INSTANCE) == GPIOD) || \
24001 ((INSTANCE) == GPIOE) || \
24002 ((INSTANCE) == GPIOF) || \
24003 ((INSTANCE) == GPIOG) || \
24004 ((INSTANCE) == GPIOH) || \
24005 ((INSTANCE) == GPIOJ) || \
24006 ((INSTANCE) == GPIOK))
24007
24008/******************************* GPIO AF Instances ****************************/
24009#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
24010
24011/**************************** GPIO Lock Instances *****************************/
24012/* On H7, all GPIO Bank support the Lock mechanism */
24013#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
24014
24015/******************************** HSEM Instances *******************************/
24016#define IS_HSEM_ALL_INSTANCE(INSTANCE) ((INSTANCE) == HSEM)
24017#define HSEM_CPU1_COREID (0x00000003U) /* Semaphore Core CM7 ID */
24018#define HSEM_CR_COREID_CPU1 (HSEM_CPU1_COREID << HSEM_CR_COREID_Pos)
24019#define HSEM_CR_COREID_CURRENT (HSEM_CPU1_COREID << HSEM_CR_COREID_Pos)
24020
24021#define HSEM_SEMID_MIN (0U) /* HSEM ID Min*/
24022#define HSEM_SEMID_MAX (31U) /* HSEM ID Max */
24023
24024#define HSEM_PROCESSID_MIN (0U) /* HSEM Process ID Min */
24025#define HSEM_PROCESSID_MAX (255U) /* HSEM Process ID Max */
24026
24027#define HSEM_CLEAR_KEY_MIN (0U) /* HSEM clear Key Min value */
24028#define HSEM_CLEAR_KEY_MAX (0xFFFFU) /* HSEM clear Key Max value */
24029
24030/******************************** I2C Instances *******************************/
24031#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
24032 ((INSTANCE) == I2C2) || \
24033 ((INSTANCE) == I2C3) || \
24034 ((INSTANCE) == I2C4) || \
24035 ((INSTANCE) == I2C5))
24036
24037/****************************** SMBUS Instances *******************************/
24038#define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
24039 ((INSTANCE) == I2C2) || \
24040 ((INSTANCE) == I2C3) || \
24041 ((INSTANCE) == I2C4) || \
24042 ((INSTANCE) == I2C5))
24043
24044/************** I2C Instances : wakeup capability from stop modes *************/
24045#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)
24046
24047/******************************** I2S Instances *******************************/
24048#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
24049 ((INSTANCE) == SPI2) || \
24050 ((INSTANCE) == SPI3))
24051
24052/****************************** LTDC Instances ********************************/
24053#define IS_LTDC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == LTDC)
24054
24055/******************************* RNG Instances ********************************/
24056#define IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)
24057
24058/****************************** RTC Instances *********************************/
24059#define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
24060
24061/****************************** SDMMC Instances *********************************/
24062#define IS_SDMMC_ALL_INSTANCE(_INSTANCE_) (((_INSTANCE_) == SDMMC1) || \
24063 ((_INSTANCE_) == SDMMC2))
24064
24065/******************************** SPI Instances *******************************/
24066#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
24067 ((INSTANCE) == SPI2) || \
24068 ((INSTANCE) == SPI3) || \
24069 ((INSTANCE) == SPI4) || \
24070 ((INSTANCE) == SPI5) || \
24071 ((INSTANCE) == SPI6))
24072
24073#define IS_SPI_HIGHEND_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
24074 ((INSTANCE) == SPI2) || \
24075 ((INSTANCE) == SPI3))
24076
24077/******************************** SWPMI Instances *****************************/
24078#define IS_SWPMI_INSTANCE(INSTANCE) ((INSTANCE) == SWPMI1)
24079
24080/****************** LPTIM Instances : All supported instances *****************/
24081#define IS_LPTIM_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || \
24082 ((INSTANCE) == LPTIM2) || \
24083 ((INSTANCE) == LPTIM3) || \
24084 ((INSTANCE) == LPTIM4) || \
24085 ((INSTANCE) == LPTIM5))
24086
24087/****************** LPTIM Instances : supporting encoder interface **************/
24088#define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == LPTIM1) || \
24089 ((INSTANCE) == LPTIM2))
24090
24091/****************** TIM Instances : All supported instances *******************/
24092#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24093 ((INSTANCE) == TIM2) || \
24094 ((INSTANCE) == TIM3) || \
24095 ((INSTANCE) == TIM4) || \
24096 ((INSTANCE) == TIM5) || \
24097 ((INSTANCE) == TIM6) || \
24098 ((INSTANCE) == TIM7) || \
24099 ((INSTANCE) == TIM8) || \
24100 ((INSTANCE) == TIM12) || \
24101 ((INSTANCE) == TIM13) || \
24102 ((INSTANCE) == TIM14) || \
24103 ((INSTANCE) == TIM15) || \
24104 ((INSTANCE) == TIM16) || \
24105 ((INSTANCE) == TIM17) || \
24106 ((INSTANCE) == TIM23) || \
24107 ((INSTANCE) == TIM24))
24108
24109/************* TIM Instances : at least 1 capture/compare channel *************/
24110#define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24111 ((INSTANCE) == TIM2) || \
24112 ((INSTANCE) == TIM3) || \
24113 ((INSTANCE) == TIM4) || \
24114 ((INSTANCE) == TIM5) || \
24115 ((INSTANCE) == TIM8) || \
24116 ((INSTANCE) == TIM12) || \
24117 ((INSTANCE) == TIM13) || \
24118 ((INSTANCE) == TIM14) || \
24119 ((INSTANCE) == TIM15) || \
24120 ((INSTANCE) == TIM16) || \
24121 ((INSTANCE) == TIM17) || \
24122 ((INSTANCE) == TIM23) || \
24123 ((INSTANCE) == TIM24))
24124
24125/************ TIM Instances : at least 2 capture/compare channels *************/
24126#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24127 ((INSTANCE) == TIM2) || \
24128 ((INSTANCE) == TIM3) || \
24129 ((INSTANCE) == TIM4) || \
24130 ((INSTANCE) == TIM5) || \
24131 ((INSTANCE) == TIM8) || \
24132 ((INSTANCE) == TIM12) || \
24133 ((INSTANCE) == TIM15) || \
24134 ((INSTANCE) == TIM23) || \
24135 ((INSTANCE) == TIM24))
24136
24137/************ TIM Instances : at least 3 capture/compare channels *************/
24138#define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24139 ((INSTANCE) == TIM2) || \
24140 ((INSTANCE) == TIM3) || \
24141 ((INSTANCE) == TIM4) || \
24142 ((INSTANCE) == TIM5) || \
24143 ((INSTANCE) == TIM8) || \
24144 ((INSTANCE) == TIM23) || \
24145 ((INSTANCE) == TIM24))
24146
24147/************ TIM Instances : at least 4 capture/compare channels *************/
24148#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24149 ((INSTANCE) == TIM2) || \
24150 ((INSTANCE) == TIM3) || \
24151 ((INSTANCE) == TIM4) || \
24152 ((INSTANCE) == TIM5) || \
24153 ((INSTANCE) == TIM8) || \
24154 ((INSTANCE) == TIM23) || \
24155 ((INSTANCE) == TIM24))
24156
24157/************ TIM Instances : at least 5 capture/compare channels *************/
24158#define IS_TIM_CC5_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24159 ((INSTANCE) == TIM8))
24160/************ TIM Instances : at least 6 capture/compare channels *************/
24161#define IS_TIM_CC6_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24162 ((INSTANCE) == TIM8))
24163
24164/******************** TIM Instances : Advanced-control timers *****************/
24165#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
24166 ((__INSTANCE__) == TIM8))
24167
24168/******************** TIM Instances : Advanced-control timers *****************/
24169
24170/******************* TIM Instances : Timer input XOR function *****************/
24171#define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24172 ((INSTANCE) == TIM2) || \
24173 ((INSTANCE) == TIM3) || \
24174 ((INSTANCE) == TIM4) || \
24175 ((INSTANCE) == TIM5) || \
24176 ((INSTANCE) == TIM8) || \
24177 ((INSTANCE) == TIM15) || \
24178 ((INSTANCE) == TIM23) || \
24179 ((INSTANCE) == TIM24))
24180
24181/****************** TIM Instances : DMA requests generation (UDE) *************/
24182#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24183 ((INSTANCE) == TIM2) || \
24184 ((INSTANCE) == TIM3) || \
24185 ((INSTANCE) == TIM4) || \
24186 ((INSTANCE) == TIM5) || \
24187 ((INSTANCE) == TIM6) || \
24188 ((INSTANCE) == TIM7) || \
24189 ((INSTANCE) == TIM8) || \
24190 ((INSTANCE) == TIM15) || \
24191 ((INSTANCE) == TIM16) || \
24192 ((INSTANCE) == TIM17) || \
24193 ((INSTANCE) == TIM23) || \
24194 ((INSTANCE) == TIM24))
24195
24196/************ TIM Instances : DMA requests generation (CCxDE) *****************/
24197#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24198 ((INSTANCE) == TIM2) || \
24199 ((INSTANCE) == TIM3) || \
24200 ((INSTANCE) == TIM4) || \
24201 ((INSTANCE) == TIM5) || \
24202 ((INSTANCE) == TIM8) || \
24203 ((INSTANCE) == TIM15) || \
24204 ((INSTANCE) == TIM16) || \
24205 ((INSTANCE) == TIM17) || \
24206 ((INSTANCE) == TIM23) || \
24207 ((INSTANCE) == TIM24))
24208
24209/************ TIM Instances : DMA requests generation (COMDE) *****************/
24210#define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24211 ((INSTANCE) == TIM2) || \
24212 ((INSTANCE) == TIM3) || \
24213 ((INSTANCE) == TIM4) || \
24214 ((INSTANCE) == TIM5) || \
24215 ((INSTANCE) == TIM8) || \
24216 ((INSTANCE) == TIM15))
24217
24218/******************** TIM Instances : DMA burst feature ***********************/
24219#define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24220 ((INSTANCE) == TIM2) || \
24221 ((INSTANCE) == TIM3) || \
24222 ((INSTANCE) == TIM4) || \
24223 ((INSTANCE) == TIM5) || \
24224 ((INSTANCE) == TIM8))
24225
24226/*************** TIM Instances : external trigger reamp input available *******/
24227#define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24228 ((INSTANCE) == TIM2) || \
24229 ((INSTANCE) == TIM3) || \
24230 ((INSTANCE) == TIM4) || \
24231 ((INSTANCE) == TIM5) || \
24232 ((INSTANCE) == TIM8) || \
24233 ((INSTANCE) == TIM23) || \
24234 ((INSTANCE) == TIM24))
24235
24236/****************** TIM Instances : remapping capability **********************/
24237#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24238 ((INSTANCE) == TIM2) || \
24239 ((INSTANCE) == TIM3) || \
24240 ((INSTANCE) == TIM5) || \
24241 ((INSTANCE) == TIM8) || \
24242 ((INSTANCE) == TIM16) || \
24243 ((INSTANCE) == TIM17) || \
24244 ((INSTANCE) == TIM23) || \
24245 ((INSTANCE) == TIM24))
24246
24247/*************** TIM Instances : external trigger reamp input available *******/
24248#define IS_TIM_ETRSEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24249 ((INSTANCE) == TIM2) || \
24250 ((INSTANCE) == TIM3) || \
24251 ((INSTANCE) == TIM5) || \
24252 ((INSTANCE) == TIM8) || \
24253 ((INSTANCE) == TIM23) || \
24254 ((INSTANCE) == TIM24)))
24255
24256/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
24257#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24258 ((INSTANCE) == TIM2) || \
24259 ((INSTANCE) == TIM3) || \
24260 ((INSTANCE) == TIM4) || \
24261 ((INSTANCE) == TIM5) || \
24262 ((INSTANCE) == TIM6) || \
24263 ((INSTANCE) == TIM7) || \
24264 ((INSTANCE) == TIM8) || \
24265 ((INSTANCE) == TIM12) || \
24266 ((INSTANCE) == TIM15) || \
24267 ((INSTANCE) == TIM23) || \
24268 ((INSTANCE) == TIM24))
24269
24270/****** TIM Instances : Salve mode available (TIMx_SMCR.TS available )*********/
24271#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24272 ((INSTANCE) == TIM2) || \
24273 ((INSTANCE) == TIM3) || \
24274 ((INSTANCE) == TIM4) || \
24275 ((INSTANCE) == TIM5) || \
24276 ((INSTANCE) == TIM8) || \
24277 ((INSTANCE) == TIM12) || \
24278 ((INSTANCE) == TIM15) || \
24279 ((INSTANCE) == TIM23) || \
24280 ((INSTANCE) == TIM24))
24281
24282/****** TIM Instances : TRGO2 available (TIMx_CR2.MMS2 available )*********/
24283#define IS_TIM_TRGO2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24284 ((INSTANCE) == TIM8))
24285
24286/****** TIM Instances : TISEL available (TIMx_TISEL available )*********/
24287#define IS_TIM_TISEL_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24288 ((INSTANCE) == TIM2) || \
24289 ((INSTANCE) == TIM3) || \
24290 ((INSTANCE) == TIM4) || \
24291 ((INSTANCE) == TIM5) || \
24292 ((INSTANCE) == TIM8) || \
24293 ((INSTANCE) == TIM15) || \
24294 ((INSTANCE) == TIM16) || \
24295 ((INSTANCE) == TIM17) || \
24296 ((INSTANCE) == TIM23) || \
24297 ((INSTANCE) == TIM24))
24298
24299/****************** TIM Instances : supporting commutation event *************/
24300#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24301 ((INSTANCE) == TIM8) || \
24302 ((INSTANCE) == TIM15) || \
24303 ((INSTANCE) == TIM16) || \
24304 ((INSTANCE) == TIM17))
24305
24306/****************** TIM Instances : supporting encoder interface **************/
24307#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
24308 ((__INSTANCE__) == TIM2) || \
24309 ((__INSTANCE__) == TIM3) || \
24310 ((__INSTANCE__) == TIM4) || \
24311 ((__INSTANCE__) == TIM5) || \
24312 ((__INSTANCE__) == TIM8) || \
24313 ((__INSTANCE__) == TIM23) || \
24314 ((__INSTANCE__) == TIM24))
24315
24316/****** TIM Instances : TIM_CCR5_GC5C available (TIMx_CCR5.GC5C available )*********/
24317#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24318 ((INSTANCE) == TIM8))
24319/******************* TIM Instances : output(s) available **********************/
24320#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
24321 ((((INSTANCE) == TIM1) && \
24322 (((CHANNEL) == TIM_CHANNEL_1) || \
24323 ((CHANNEL) == TIM_CHANNEL_2) || \
24324 ((CHANNEL) == TIM_CHANNEL_3) || \
24325 ((CHANNEL) == TIM_CHANNEL_4) || \
24326 ((CHANNEL) == TIM_CHANNEL_5) || \
24327 ((CHANNEL) == TIM_CHANNEL_6))) \
24328 || \
24329 (((INSTANCE) == TIM2) && \
24330 (((CHANNEL) == TIM_CHANNEL_1) || \
24331 ((CHANNEL) == TIM_CHANNEL_2) || \
24332 ((CHANNEL) == TIM_CHANNEL_3) || \
24333 ((CHANNEL) == TIM_CHANNEL_4))) \
24334 || \
24335 (((INSTANCE) == TIM3) && \
24336 (((CHANNEL) == TIM_CHANNEL_1)|| \
24337 ((CHANNEL) == TIM_CHANNEL_2) || \
24338 ((CHANNEL) == TIM_CHANNEL_3) || \
24339 ((CHANNEL) == TIM_CHANNEL_4))) \
24340 || \
24341 (((INSTANCE) == TIM4) && \
24342 (((CHANNEL) == TIM_CHANNEL_1) || \
24343 ((CHANNEL) == TIM_CHANNEL_2) || \
24344 ((CHANNEL) == TIM_CHANNEL_3) || \
24345 ((CHANNEL) == TIM_CHANNEL_4))) \
24346 || \
24347 (((INSTANCE) == TIM5) && \
24348 (((CHANNEL) == TIM_CHANNEL_1) || \
24349 ((CHANNEL) == TIM_CHANNEL_2) || \
24350 ((CHANNEL) == TIM_CHANNEL_3) || \
24351 ((CHANNEL) == TIM_CHANNEL_4))) \
24352 || \
24353 (((INSTANCE) == TIM8) && \
24354 (((CHANNEL) == TIM_CHANNEL_1) || \
24355 ((CHANNEL) == TIM_CHANNEL_2) || \
24356 ((CHANNEL) == TIM_CHANNEL_3) || \
24357 ((CHANNEL) == TIM_CHANNEL_4) || \
24358 ((CHANNEL) == TIM_CHANNEL_5) || \
24359 ((CHANNEL) == TIM_CHANNEL_6))) \
24360 || \
24361 (((INSTANCE) == TIM12) && \
24362 (((CHANNEL) == TIM_CHANNEL_1) || \
24363 ((CHANNEL) == TIM_CHANNEL_2))) \
24364 || \
24365 (((INSTANCE) == TIM13) && \
24366 (((CHANNEL) == TIM_CHANNEL_1))) \
24367 || \
24368 (((INSTANCE) == TIM14) && \
24369 (((CHANNEL) == TIM_CHANNEL_1))) \
24370 || \
24371 (((INSTANCE) == TIM15) && \
24372 (((CHANNEL) == TIM_CHANNEL_1) || \
24373 ((CHANNEL) == TIM_CHANNEL_2))) \
24374 || \
24375 (((INSTANCE) == TIM16) && \
24376 (((CHANNEL) == TIM_CHANNEL_1))) \
24377 || \
24378 (((INSTANCE) == TIM17) && \
24379 (((CHANNEL) == TIM_CHANNEL_1))) \
24380 || \
24381 (((INSTANCE) == TIM23) && \
24382 (((CHANNEL) == TIM_CHANNEL_1) || \
24383 ((CHANNEL) == TIM_CHANNEL_2) || \
24384 ((CHANNEL) == TIM_CHANNEL_3) || \
24385 ((CHANNEL) == TIM_CHANNEL_4))) \
24386 || \
24387 (((INSTANCE) == TIM24) && \
24388 (((CHANNEL) == TIM_CHANNEL_1) || \
24389 ((CHANNEL) == TIM_CHANNEL_2) || \
24390 ((CHANNEL) == TIM_CHANNEL_3) || \
24391 ((CHANNEL) == TIM_CHANNEL_4))))
24392
24393/****************** TIM Instances : supporting the break function *************/
24394#define IS_TIM_BREAK_INSTANCE(INSTANCE)\
24395 (((INSTANCE) == TIM1) || \
24396 ((INSTANCE) == TIM8) || \
24397 ((INSTANCE) == TIM15) || \
24398 ((INSTANCE) == TIM16) || \
24399 ((INSTANCE) == TIM17))
24400
24401/************** TIM Instances : supporting Break source selection *************/
24402#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
24403 ((INSTANCE) == TIM8))
24404
24405/****************** TIM Instances : supporting complementary output(s) ********/
24406#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
24407 ((((INSTANCE) == TIM1) && \
24408 (((CHANNEL) == TIM_CHANNEL_1) || \
24409 ((CHANNEL) == TIM_CHANNEL_2) || \
24410 ((CHANNEL) == TIM_CHANNEL_3))) \
24411 || \
24412 (((INSTANCE) == TIM8) && \
24413 (((CHANNEL) == TIM_CHANNEL_1) || \
24414 ((CHANNEL) == TIM_CHANNEL_2) || \
24415 ((CHANNEL) == TIM_CHANNEL_3))) \
24416 || \
24417 (((INSTANCE) == TIM15) && \
24418 ((CHANNEL) == TIM_CHANNEL_1)) \
24419 || \
24420 (((INSTANCE) == TIM16) && \
24421 ((CHANNEL) == TIM_CHANNEL_1)) \
24422 || \
24423 (((INSTANCE) == TIM17) && \
24424 ((CHANNEL) == TIM_CHANNEL_1)))
24425
24426/****************** TIM Instances : supporting counting mode selection ********/
24427#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
24428 (((INSTANCE) == TIM1) || \
24429 ((INSTANCE) == TIM2) || \
24430 ((INSTANCE) == TIM3) || \
24431 ((INSTANCE) == TIM4) || \
24432 ((INSTANCE) == TIM5) || \
24433 ((INSTANCE) == TIM8))
24434
24435/****************** TIM Instances : supporting repetition counter *************/
24436#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\
24437 (((INSTANCE) == TIM1) || \
24438 ((INSTANCE) == TIM8) || \
24439 ((INSTANCE) == TIM15) || \
24440 ((INSTANCE) == TIM16) || \
24441 ((INSTANCE) == TIM17))
24442
24443/****************** TIM Instances : supporting synchronization ****************/
24444#define IS_TIM_SYNCHRO_INSTANCE(__INSTANCE__)\
24445 (((__INSTANCE__) == TIM1) || \
24446 ((__INSTANCE__) == TIM2) || \
24447 ((__INSTANCE__) == TIM3) || \
24448 ((__INSTANCE__) == TIM4) || \
24449 ((__INSTANCE__) == TIM5) || \
24450 ((__INSTANCE__) == TIM6) || \
24451 ((__INSTANCE__) == TIM8) || \
24452 ((__INSTANCE__) == TIM12) || \
24453 ((__INSTANCE__) == TIM15) || \
24454 ((__INSTANCE__) == TIM23) || \
24455 ((__INSTANCE__) == TIM24))
24456
24457/****************** TIM Instances : supporting clock division *****************/
24458#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
24459 (((INSTANCE) == TIM1) || \
24460 ((INSTANCE) == TIM2) || \
24461 ((INSTANCE) == TIM3) || \
24462 ((INSTANCE) == TIM4) || \
24463 ((INSTANCE) == TIM5) || \
24464 ((INSTANCE) == TIM8) || \
24465 ((INSTANCE) == TIM15) || \
24466 ((INSTANCE) == TIM16) || \
24467 ((INSTANCE) == TIM17) || \
24468 ((INSTANCE) == TIM23) || \
24469 ((INSTANCE) == TIM24))
24470
24471/****************** TIM Instances : supporting external clock mode 1 for ETRF input */
24472#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
24473 (((INSTANCE) == TIM1) || \
24474 ((INSTANCE) == TIM2) || \
24475 ((INSTANCE) == TIM3) || \
24476 ((INSTANCE) == TIM4) || \
24477 ((INSTANCE) == TIM5) || \
24478 ((INSTANCE) == TIM8) || \
24479 ((INSTANCE) == TIM23) || \
24480 ((INSTANCE) == TIM24))
24481
24482/****************** TIM Instances : supporting external clock mode 2 **********/
24483#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
24484 (((INSTANCE) == TIM1) || \
24485 ((INSTANCE) == TIM2) || \
24486 ((INSTANCE) == TIM3) || \
24487 ((INSTANCE) == TIM4) || \
24488 ((INSTANCE) == TIM5) || \
24489 ((INSTANCE) == TIM8) || \
24490 ((INSTANCE) == TIM23) || \
24491 ((INSTANCE) == TIM24))
24492
24493/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/
24494#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
24495 (((INSTANCE) == TIM1) || \
24496 ((INSTANCE) == TIM2) || \
24497 ((INSTANCE) == TIM3) || \
24498 ((INSTANCE) == TIM4) || \
24499 ((INSTANCE) == TIM5) || \
24500 ((INSTANCE) == TIM8) || \
24501 ((INSTANCE) == TIM12) || \
24502 ((INSTANCE) == TIM15) || \
24503 ((INSTANCE) == TIM23) || \
24504 ((INSTANCE) == TIM24))
24505
24506/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/
24507#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
24508 (((INSTANCE) == TIM1) || \
24509 ((INSTANCE) == TIM2) || \
24510 ((INSTANCE) == TIM3) || \
24511 ((INSTANCE) == TIM4) || \
24512 ((INSTANCE) == TIM5) || \
24513 ((INSTANCE) == TIM8) || \
24514 ((INSTANCE) == TIM12) || \
24515 ((INSTANCE) == TIM15) || \
24516 ((INSTANCE) == TIM23) || \
24517 ((INSTANCE) == TIM24))
24518
24519/****************** TIM Instances : supporting OCxREF clear *******************/
24520#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
24521 (((INSTANCE) == TIM1) || \
24522 ((INSTANCE) == TIM2) || \
24523 ((INSTANCE) == TIM3))
24524
24525/****************** TIM Instances : TIM_32B_COUNTER ***************************/
24526#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\
24527 (((INSTANCE) == TIM2) || \
24528 ((INSTANCE) == TIM5) || \
24529 ((INSTANCE) == TIM23) || \
24530 ((INSTANCE) == TIM24))
24531
24532/****************** TIM Instances : TIM_BKIN2 ***************************/
24533#define IS_TIM_BKIN2_INSTANCE(INSTANCE)\
24534 (((INSTANCE) == TIM1) || \
24535 ((INSTANCE) == TIM8))
24536
24537/****************** TIM Instances : supporting Hall sensor interface **********/
24538#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
24539 ((__INSTANCE__) == TIM2) || \
24540 ((__INSTANCE__) == TIM3) || \
24541 ((__INSTANCE__) == TIM4) || \
24542 ((__INSTANCE__) == TIM5) || \
24543 ((__INSTANCE__) == TIM15) || \
24544 ((__INSTANCE__) == TIM8) || \
24545 ((__INSTANCE__) == TIM23) || \
24546 ((__INSTANCE__) == TIM24))
24547
24548/******************** USART Instances : Synchronous mode **********************/
24549#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24550 ((INSTANCE) == USART2) || \
24551 ((INSTANCE) == USART3) || \
24552 ((INSTANCE) == USART6) || \
24553 ((INSTANCE) == USART10))
24554
24555/******************** USART Instances : SPI slave mode ************************/
24556#define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24557 ((INSTANCE) == USART2) || \
24558 ((INSTANCE) == USART3) || \
24559 ((INSTANCE) == USART6) || \
24560 ((INSTANCE) == USART10))
24561
24562/******************** UART Instances : Asynchronous mode **********************/
24563#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24564 ((INSTANCE) == USART2) || \
24565 ((INSTANCE) == USART3) || \
24566 ((INSTANCE) == UART4) || \
24567 ((INSTANCE) == UART5) || \
24568 ((INSTANCE) == USART6) || \
24569 ((INSTANCE) == UART7) || \
24570 ((INSTANCE) == UART8) || \
24571 ((INSTANCE) == UART9) || \
24572 ((INSTANCE) == USART10))
24573
24574/******************** UART Instances : FIFO mode.******************************/
24575#define IS_UART_FIFO_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24576 ((INSTANCE) == USART2) || \
24577 ((INSTANCE) == USART3) || \
24578 ((INSTANCE) == UART4) || \
24579 ((INSTANCE) == UART5) || \
24580 ((INSTANCE) == USART6) || \
24581 ((INSTANCE) == UART7) || \
24582 ((INSTANCE) == UART8) || \
24583 ((INSTANCE) == UART9) || \
24584 ((INSTANCE) == USART10)|| \
24585 ((INSTANCE) == LPUART1))
24586
24587/****************** UART Instances : Auto Baud Rate detection *****************/
24588#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24589 ((INSTANCE) == USART2) || \
24590 ((INSTANCE) == USART3) || \
24591 ((INSTANCE) == UART4) || \
24592 ((INSTANCE) == UART5) || \
24593 ((INSTANCE) == USART6) || \
24594 ((INSTANCE) == UART7) || \
24595 ((INSTANCE) == UART8) || \
24596 ((INSTANCE) == UART9) || \
24597 ((INSTANCE) == USART10))
24598
24599/*********************** UART Instances : Driver Enable ***********************/
24600#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24601 ((INSTANCE) == USART2) || \
24602 ((INSTANCE) == USART3) || \
24603 ((INSTANCE) == UART4) || \
24604 ((INSTANCE) == UART5) || \
24605 ((INSTANCE) == USART6) || \
24606 ((INSTANCE) == UART7) || \
24607 ((INSTANCE) == UART8) || \
24608 ((INSTANCE) == UART9) || \
24609 ((INSTANCE) == USART10)|| \
24610 ((INSTANCE) == LPUART1))
24611
24612/********************* UART Instances : Half-Duplex mode **********************/
24613#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24614 ((INSTANCE) == USART2) || \
24615 ((INSTANCE) == USART3) || \
24616 ((INSTANCE) == UART4) || \
24617 ((INSTANCE) == UART5) || \
24618 ((INSTANCE) == USART6) || \
24619 ((INSTANCE) == UART7) || \
24620 ((INSTANCE) == UART8) || \
24621 ((INSTANCE) == UART9) || \
24622 ((INSTANCE) == USART10)|| \
24623 ((INSTANCE) == LPUART1))
24624
24625/******************* UART Instances : Hardware Flow control *******************/
24626#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24627 ((INSTANCE) == USART2) || \
24628 ((INSTANCE) == USART3) || \
24629 ((INSTANCE) == UART4) || \
24630 ((INSTANCE) == UART5) || \
24631 ((INSTANCE) == USART6) || \
24632 ((INSTANCE) == UART7) || \
24633 ((INSTANCE) == UART8) || \
24634 ((INSTANCE) == UART9) || \
24635 ((INSTANCE) == USART10)|| \
24636 ((INSTANCE) == LPUART1))
24637
24638/************************* UART Instances : LIN mode **************************/
24639#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24640 ((INSTANCE) == USART2) || \
24641 ((INSTANCE) == USART3) || \
24642 ((INSTANCE) == UART4) || \
24643 ((INSTANCE) == UART5) || \
24644 ((INSTANCE) == USART6) || \
24645 ((INSTANCE) == UART7) || \
24646 ((INSTANCE) == UART8) || \
24647 ((INSTANCE) == UART9) || \
24648 ((INSTANCE) == USART10))
24649
24650/****************** UART Instances : Wake-up from Stop mode *******************/
24651#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24652 ((INSTANCE) == USART2) || \
24653 ((INSTANCE) == USART3) || \
24654 ((INSTANCE) == UART4) || \
24655 ((INSTANCE) == UART5) || \
24656 ((INSTANCE) == USART6) || \
24657 ((INSTANCE) == UART7) || \
24658 ((INSTANCE) == UART8) || \
24659 ((INSTANCE) == UART9) || \
24660 ((INSTANCE) == USART10)|| \
24661 ((INSTANCE) == LPUART1))
24662
24663/************************* UART Instances : IRDA mode *************************/
24664#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24665 ((INSTANCE) == USART2) || \
24666 ((INSTANCE) == USART3) || \
24667 ((INSTANCE) == UART4) || \
24668 ((INSTANCE) == UART5) || \
24669 ((INSTANCE) == USART6) || \
24670 ((INSTANCE) == UART7) || \
24671 ((INSTANCE) == UART8) || \
24672 ((INSTANCE) == UART9) || \
24673 ((INSTANCE) == USART10))
24674
24675/********************* USART Instances : Smard card mode **********************/
24676#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
24677 ((INSTANCE) == USART2) || \
24678 ((INSTANCE) == USART3) || \
24679 ((INSTANCE) == USART6) ||\
24680 ((INSTANCE) == USART10))
24681
24682/****************************** LPUART Instance *******************************/
24683#define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)
24684
24685/****************************** IWDG Instances ********************************/
24686#define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG1)
24687/****************************** USB Instances ********************************/
24688#define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
24689
24690/****************************** WWDG Instances ********************************/
24691#define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG1)
24692/****************************** MDIOS Instances ********************************/
24693#define IS_MDIOS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == MDIOS)
24694
24695/****************************** CEC Instances *********************************/
24696#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)
24697
24698/****************************** SAI Instances ********************************/
24699#define IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || \
24700 ((INSTANCE) == SAI1_Block_B) || \
24701 ((INSTANCE) == SAI4_Block_A) || \
24702 ((INSTANCE) == SAI4_Block_B))
24703
24704/****************************** SPDIFRX Instances ********************************/
24705#define IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX)
24706
24707/****************************** OPAMP Instances *******************************/
24708#define IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \
24709 ((INSTANCE) == OPAMP2))
24710
24711#define IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP12_COMMON)
24712
24713/*********************** USB OTG PCD Instances ********************************/
24714#define IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_HS)
24715
24716/*********************** USB OTG HCD Instances ********************************/
24717#define IS_HCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB_OTG_HS)
24718
24719/******************************************************************************/
24720/* For a painless codes migration between the STM32H7xx device product */
24721/* lines, or with STM32F7xx devices the aliases defined below are put */
24722/* in place to overcome the differences in the interrupt handlers and IRQn */
24723/* definitions. No need to update developed interrupt code when moving */
24724/* across product lines within the same STM32H7 Family */
24725/******************************************************************************/
24726
24727/* Aliases for __IRQn */
24728#define RNG_IRQn HASH_RNG_IRQn
24729#define TIM1_BRK_TIM9_IRQn TIM1_BRK_IRQn
24730#define TIM1_UP_TIM10_IRQn TIM1_UP_IRQn
24731#define TIM1_TRG_COM_TIM11_IRQn TIM1_TRG_COM_IRQn
24732#define PVD_IRQn PVD_AVD_IRQn
24733
24734
24735/* Aliases for DCMI/PSSI __IRQn */
24736#define DCMI_IRQn DCMI_PSSI_IRQn
24737
24738/* Aliases for __IRQHandler */
24739#define RNG_IRQHandler HASH_RNG_IRQHandler
24740#define TIM1_BRK_TIM9_IRQHandler TIM1_BRK_IRQHandler
24741#define TIM1_UP_TIM9_IRQHandler TIM1_UP_IRQHandler
24742#define TIM1_TRG_COM_TIM11_IRQHandler TIM1_TRG_COM_IRQHandler
24743#define PVD_IRQHandler PVD_AVD_IRQHandler
24744
24745/* Aliases for COMP __IRQHandler */
24746#define COMP_IRQHandler COMP1_IRQHandler
24747
24760#ifdef __cplusplus
24761}
24762#endif /* __cplusplus */
24763
24764#endif /* STM32H735xx_H */
24765
__IO
#define __IO
Definition: core_cm4.h:239
__I
#define __I
Definition: core_cm4.h:236
core_cm7.h
CMSIS Cortex-M7 Core Peripheral Access Layer Header File.
IRQn_Type
IRQn_Type
STM32H7XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...
Definition: stm32h735xx.h:49
CRS_IRQn
@ CRS_IRQn
Definition: stm32h735xx.h:183
FMAC_IRQn
@ FMAC_IRQn
Definition: stm32h735xx.h:191
PendSV_IRQn
@ PendSV_IRQn
Definition: stm32h735xx.h:58
ETH_WKUP_IRQn
@ ETH_WKUP_IRQn
Definition: stm32h735xx.h:122
TIM24_IRQn
@ TIM24_IRQn
Definition: stm32h735xx.h:200
FDCAN3_IT1_IRQn
@ FDCAN3_IT1_IRQn
Definition: stm32h735xx.h:198
EXTI2_IRQn
@ EXTI2_IRQn
Definition: stm32h735xx.h:69
MDIOS_IRQn
@ MDIOS_IRQn
Definition: stm32h735xx.h:163
DMA1_Stream2_IRQn
@ DMA1_Stream2_IRQn
Definition: stm32h735xx.h:74
I2C5_EV_IRQn
@ I2C5_EV_IRQn
Definition: stm32h735xx.h:195
BDMA_Channel7_IRQn
@ BDMA_Channel7_IRQn
Definition: stm32h735xx.h:176
RTC_WKUP_IRQn
@ RTC_WKUP_IRQn
Definition: stm32h735xx.h:64
SPDIF_RX_IRQn
@ SPDIF_RX_IRQn
Definition: stm32h735xx.h:152
OTG_HS_EP1_IN_IRQn
@ OTG_HS_EP1_IN_IRQn
Definition: stm32h735xx.h:131
DMA2_Stream0_IRQn
@ DMA2_Stream0_IRQn
Definition: stm32h735xx.h:116
BDMA_Channel3_IRQn
@ BDMA_Channel3_IRQn
Definition: stm32h735xx.h:172
DMA2_Stream6_IRQn
@ DMA2_Stream6_IRQn
Definition: stm32h735xx.h:125
LPTIM3_IRQn
@ LPTIM3_IRQn
Definition: stm32h735xx.h:179
LPTIM4_IRQn
@ LPTIM4_IRQn
Definition: stm32h735xx.h:180
TIM15_IRQn
@ TIM15_IRQn
Definition: stm32h735xx.h:159
BDMA_Channel1_IRQn
@ BDMA_Channel1_IRQn
Definition: stm32h735xx.h:170
DTS_IRQn
@ DTS_IRQn
Definition: stm32h735xx.h:186
UART7_IRQn
@ UART7_IRQn
Definition: stm32h735xx.h:138
I2C1_ER_IRQn
@ I2C1_ER_IRQn
Definition: stm32h735xx.h:93
UART9_IRQn
@ UART9_IRQn
Definition: stm32h735xx.h:193
I2C2_EV_IRQn
@ I2C2_EV_IRQn
Definition: stm32h735xx.h:94
MemoryManagement_IRQn
@ MemoryManagement_IRQn
Definition: stm32h735xx.h:53
TIM17_IRQn
@ TIM17_IRQn
Definition: stm32h735xx.h:161
SAI1_IRQn
@ SAI1_IRQn
Definition: stm32h735xx.h:143
TIM4_IRQn
@ TIM4_IRQn
Definition: stm32h735xx.h:91
TIM2_IRQn
@ TIM2_IRQn
Definition: stm32h735xx.h:89
LTDC_ER_IRQn
@ LTDC_ER_IRQn
Definition: stm32h735xx.h:145
DCMI_PSSI_IRQn
@ DCMI_PSSI_IRQn
Definition: stm32h735xx.h:134
DMA2_Stream7_IRQn
@ DMA2_Stream7_IRQn
Definition: stm32h735xx.h:126
TIM8_BRK_TIM12_IRQn
@ TIM8_BRK_TIM12_IRQn
Definition: stm32h735xx.h:103
FDCAN1_IT0_IRQn
@ FDCAN1_IT0_IRQn
Definition: stm32h735xx.h:80
USART2_IRQn
@ USART2_IRQn
Definition: stm32h735xx.h:99
DMA2_Stream3_IRQn
@ DMA2_Stream3_IRQn
Definition: stm32h735xx.h:119
BDMA_Channel4_IRQn
@ BDMA_Channel4_IRQn
Definition: stm32h735xx.h:173
SVCall_IRQn
@ SVCall_IRQn
Definition: stm32h735xx.h:56
ADC_IRQn
@ ADC_IRQn
Definition: stm32h735xx.h:79
SPI3_IRQn
@ SPI3_IRQn
Definition: stm32h735xx.h:111
SPI2_IRQn
@ SPI2_IRQn
Definition: stm32h735xx.h:97
TIM1_BRK_IRQn
@ TIM1_BRK_IRQn
Definition: stm32h735xx.h:85
TIM7_IRQn
@ TIM7_IRQn
Definition: stm32h735xx.h:115
UART8_IRQn
@ UART8_IRQn
Definition: stm32h735xx.h:139
FDCAN2_IT0_IRQn
@ FDCAN2_IT0_IRQn
Definition: stm32h735xx.h:81
RCC_IRQn
@ RCC_IRQn
Definition: stm32h735xx.h:66
ADC3_IRQn
@ ADC3_IRQn
Definition: stm32h735xx.h:167
LPTIM2_IRQn
@ LPTIM2_IRQn
Definition: stm32h735xx.h:178
TIM6_DAC_IRQn
@ TIM6_DAC_IRQn
Definition: stm32h735xx.h:114
OTG_HS_EP1_OUT_IRQn
@ OTG_HS_EP1_OUT_IRQn
Definition: stm32h735xx.h:130
I2C2_ER_IRQn
@ I2C2_ER_IRQn
Definition: stm32h735xx.h:95
DFSDM1_FLT0_IRQn
@ DFSDM1_FLT0_IRQn
Definition: stm32h735xx.h:154
TIM8_CC_IRQn
@ TIM8_CC_IRQn
Definition: stm32h735xx.h:106
UsageFault_IRQn
@ UsageFault_IRQn
Definition: stm32h735xx.h:55
DMAMUX2_OVR_IRQn
@ DMAMUX2_OVR_IRQn
Definition: stm32h735xx.h:168
I2C4_ER_IRQn
@ I2C4_ER_IRQn
Definition: stm32h735xx.h:151
SysTick_IRQn
@ SysTick_IRQn
Definition: stm32h735xx.h:59
I2C3_ER_IRQn
@ I2C3_ER_IRQn
Definition: stm32h735xx.h:129
SAI4_IRQn
@ SAI4_IRQn
Definition: stm32h735xx.h:185
CRYP_IRQn
@ CRYP_IRQn
Definition: stm32h735xx.h:135
DFSDM1_FLT3_IRQn
@ DFSDM1_FLT3_IRQn
Definition: stm32h735xx.h:157
TIM1_UP_IRQn
@ TIM1_UP_IRQn
Definition: stm32h735xx.h:86
I2C3_EV_IRQn
@ I2C3_EV_IRQn
Definition: stm32h735xx.h:128
BusFault_IRQn
@ BusFault_IRQn
Definition: stm32h735xx.h:54
HASH_RNG_IRQn
@ HASH_RNG_IRQn
Definition: stm32h735xx.h:136
DMAMUX1_OVR_IRQn
@ DMAMUX1_OVR_IRQn
Definition: stm32h735xx.h:153
CEC_IRQn
@ CEC_IRQn
Definition: stm32h735xx.h:149
LPTIM5_IRQn
@ LPTIM5_IRQn
Definition: stm32h735xx.h:181
SPI5_IRQn
@ SPI5_IRQn
Definition: stm32h735xx.h:141
DebugMonitor_IRQn
@ DebugMonitor_IRQn
Definition: stm32h735xx.h:57
FLASH_IRQn
@ FLASH_IRQn
Definition: stm32h735xx.h:65
SWPMI1_IRQn
@ SWPMI1_IRQn
Definition: stm32h735xx.h:158
DMA2_Stream5_IRQn
@ DMA2_Stream5_IRQn
Definition: stm32h735xx.h:124
WWDG_IRQn
@ WWDG_IRQn
Definition: stm32h735xx.h:61
I2C1_EV_IRQn
@ I2C1_EV_IRQn
Definition: stm32h735xx.h:92
TIM3_IRQn
@ TIM3_IRQn
Definition: stm32h735xx.h:90
OTFDEC2_IRQn
@ OTFDEC2_IRQn
Definition: stm32h735xx.h:190
DMA2_Stream1_IRQn
@ DMA2_Stream1_IRQn
Definition: stm32h735xx.h:117
OCTOSPI1_IRQn
@ OCTOSPI1_IRQn
Definition: stm32h735xx.h:147
OTG_HS_WKUP_IRQn
@ OTG_HS_WKUP_IRQn
Definition: stm32h735xx.h:132
SDMMC1_IRQn
@ SDMMC1_IRQn
Definition: stm32h735xx.h:109
DMA1_Stream0_IRQn
@ DMA1_Stream0_IRQn
Definition: stm32h735xx.h:72
I2C5_ER_IRQn
@ I2C5_ER_IRQn
Definition: stm32h735xx.h:196
EXTI15_10_IRQn
@ EXTI15_10_IRQn
Definition: stm32h735xx.h:101
SPI4_IRQn
@ SPI4_IRQn
Definition: stm32h735xx.h:140
OCTOSPI2_IRQn
@ OCTOSPI2_IRQn
Definition: stm32h735xx.h:188
EXTI9_5_IRQn
@ EXTI9_5_IRQn
Definition: stm32h735xx.h:84
DMA1_Stream1_IRQn
@ DMA1_Stream1_IRQn
Definition: stm32h735xx.h:73
LPTIM1_IRQn
@ LPTIM1_IRQn
Definition: stm32h735xx.h:148
SPI6_IRQn
@ SPI6_IRQn
Definition: stm32h735xx.h:142
FPU_IRQn
@ FPU_IRQn
Definition: stm32h735xx.h:137
TIM8_UP_TIM13_IRQn
@ TIM8_UP_TIM13_IRQn
Definition: stm32h735xx.h:104
USART6_IRQn
@ USART6_IRQn
Definition: stm32h735xx.h:127
SPI1_IRQn
@ SPI1_IRQn
Definition: stm32h735xx.h:96
OTG_HS_IRQn
@ OTG_HS_IRQn
Definition: stm32h735xx.h:133
OTFDEC1_IRQn
@ OTFDEC1_IRQn
Definition: stm32h735xx.h:189
HSEM1_IRQn
@ HSEM1_IRQn
Definition: stm32h735xx.h:166
DFSDM1_FLT2_IRQn
@ DFSDM1_FLT2_IRQn
Definition: stm32h735xx.h:156
HardFault_IRQn
@ HardFault_IRQn
Definition: stm32h735xx.h:52
BDMA_Channel6_IRQn
@ BDMA_Channel6_IRQn
Definition: stm32h735xx.h:175
FMC_IRQn
@ FMC_IRQn
Definition: stm32h735xx.h:108
EXTI0_IRQn
@ EXTI0_IRQn
Definition: stm32h735xx.h:67
EXTI4_IRQn
@ EXTI4_IRQn
Definition: stm32h735xx.h:71
USART10_IRQn
@ USART10_IRQn
Definition: stm32h735xx.h:194
FDCAN_CAL_IRQn
@ FDCAN_CAL_IRQn
Definition: stm32h735xx.h:123
DMA2_Stream2_IRQn
@ DMA2_Stream2_IRQn
Definition: stm32h735xx.h:118
TAMP_STAMP_IRQn
@ TAMP_STAMP_IRQn
Definition: stm32h735xx.h:63
TIM1_TRG_COM_IRQn
@ TIM1_TRG_COM_IRQn
Definition: stm32h735xx.h:87
UART5_IRQn
@ UART5_IRQn
Definition: stm32h735xx.h:113
DMA1_Stream5_IRQn
@ DMA1_Stream5_IRQn
Definition: stm32h735xx.h:77
DMA2D_IRQn
@ DMA2D_IRQn
Definition: stm32h735xx.h:146
WAKEUP_PIN_IRQn
@ WAKEUP_PIN_IRQn
Definition: stm32h735xx.h:187
I2C4_EV_IRQn
@ I2C4_EV_IRQn
Definition: stm32h735xx.h:150
ECC_IRQn
@ ECC_IRQn
Definition: stm32h735xx.h:184
BDMA_Channel5_IRQn
@ BDMA_Channel5_IRQn
Definition: stm32h735xx.h:174
ETH_IRQn
@ ETH_IRQn
Definition: stm32h735xx.h:121
MDIOS_WKUP_IRQn
@ MDIOS_WKUP_IRQn
Definition: stm32h735xx.h:162
USART1_IRQn
@ USART1_IRQn
Definition: stm32h735xx.h:98
PVD_AVD_IRQn
@ PVD_AVD_IRQn
Definition: stm32h735xx.h:62
COMP_IRQn
@ COMP_IRQn
Definition: stm32h735xx.h:177
MDMA_IRQn
@ MDMA_IRQn
Definition: stm32h735xx.h:164
EXTI3_IRQn
@ EXTI3_IRQn
Definition: stm32h735xx.h:70
BDMA_Channel0_IRQn
@ BDMA_Channel0_IRQn
Definition: stm32h735xx.h:169
NonMaskableInt_IRQn
@ NonMaskableInt_IRQn
Definition: stm32h735xx.h:51
UART4_IRQn
@ UART4_IRQn
Definition: stm32h735xx.h:112
TIM8_TRG_COM_TIM14_IRQn
@ TIM8_TRG_COM_TIM14_IRQn
Definition: stm32h735xx.h:105
EXTI1_IRQn
@ EXTI1_IRQn
Definition: stm32h735xx.h:68
DMA2_Stream4_IRQn
@ DMA2_Stream4_IRQn
Definition: stm32h735xx.h:120
FDCAN3_IT0_IRQn
@ FDCAN3_IT0_IRQn
Definition: stm32h735xx.h:197
TIM5_IRQn
@ TIM5_IRQn
Definition: stm32h735xx.h:110
DMA1_Stream7_IRQn
@ DMA1_Stream7_IRQn
Definition: stm32h735xx.h:107
DMA1_Stream4_IRQn
@ DMA1_Stream4_IRQn
Definition: stm32h735xx.h:76
DMA1_Stream6_IRQn
@ DMA1_Stream6_IRQn
Definition: stm32h735xx.h:78
TIM23_IRQn
@ TIM23_IRQn
Definition: stm32h735xx.h:199
TIM1_CC_IRQn
@ TIM1_CC_IRQn
Definition: stm32h735xx.h:88
LTDC_IRQn
@ LTDC_IRQn
Definition: stm32h735xx.h:144
FDCAN1_IT1_IRQn
@ FDCAN1_IT1_IRQn
Definition: stm32h735xx.h:82
LPUART1_IRQn
@ LPUART1_IRQn
Definition: stm32h735xx.h:182
DMA1_Stream3_IRQn
@ DMA1_Stream3_IRQn
Definition: stm32h735xx.h:75
SDMMC2_IRQn
@ SDMMC2_IRQn
Definition: stm32h735xx.h:165
CORDIC_IRQn
@ CORDIC_IRQn
Definition: stm32h735xx.h:192
BDMA_Channel2_IRQn
@ BDMA_Channel2_IRQn
Definition: stm32h735xx.h:171
USART3_IRQn
@ USART3_IRQn
Definition: stm32h735xx.h:100
RTC_Alarm_IRQn
@ RTC_Alarm_IRQn
Definition: stm32h735xx.h:102
DFSDM1_FLT1_IRQn
@ DFSDM1_FLT1_IRQn
Definition: stm32h735xx.h:155
FDCAN2_IT1_IRQn
@ FDCAN2_IT1_IRQn
Definition: stm32h735xx.h:83
TIM16_IRQn
@ TIM16_IRQn
Definition: stm32h735xx.h:160
MCR
#define MCR
Modem Control Register.
Definition: uart.h:91
AFR
#define AFR
Alternate Function register.
Definition: uart.h:99
ADC_Common_TypeDef
Definition: stm32h723xx.h:289
ADC_TypeDef
Analog to Digital Converter.
Definition: stm32h723xx.h:242
BDMA_Channel_TypeDef
Definition: stm32h723xx.h:619
BDMA_TypeDef
Definition: stm32h723xx.h:628
CEC_TypeDef
Consumer Electronics Control.
Definition: stm32h723xx.h:418
COMPOPT_TypeDef
Comparator.
Definition: stm32h723xx.h:1576
COMP_Common_TypeDef
Definition: stm32h723xx.h:1588
COMP_TypeDef
Definition: stm32h723xx.h:1583
CORDIC_TypeDef
COordincate Rotation DIgital Computer.
Definition: stm32h723xx.h:431
CRC_TypeDef
CRC calculation unit.
Definition: stm32h723xx.h:442
CRS_TypeDef
Clock Recovery System.
Definition: stm32h723xx.h:456
CRYP_TypeDef
Crypto Processor.
Definition: stm32h730xx.h:1670
DAC_TypeDef
Digital to Analog Converter.
Definition: stm32h723xx.h:469
DBGMCU_TypeDef
Debug MCU.
Definition: stm32h723xx.h:531
DCMI_TypeDef
DCMI.
Definition: stm32h723xx.h:561
DFSDM_Channel_TypeDef
DFSDM channel configuration registers.
Definition: stm32h723xx.h:518
DFSDM_Filter_TypeDef
DFSDM module registers.
Definition: stm32h723xx.h:496
DLYB_TypeDef
Delay Block DLYB.
Definition: stm32h723xx.h:1443
DMA2D_TypeDef
DMA2D Controller.
Definition: stm32h723xx.h:686
DMAMUX_ChannelStatus_TypeDef
Definition: stm32h723xx.h:639
DMAMUX_Channel_TypeDef
Definition: stm32h723xx.h:634
DMAMUX_RequestGenStatus_TypeDef
Definition: stm32h723xx.h:650
DMAMUX_RequestGen_TypeDef
Definition: stm32h723xx.h:645
DMA_Stream_TypeDef
DMA Controller.
Definition: stm32h723xx.h:601
DMA_TypeDef
Definition: stm32h723xx.h:611
DTS_TypeDef
DTS.
Definition: stm32h723xx.h:1504
ETH_TypeDef
Ethernet MAC.
Definition: stm32h723xx.h:717
EXTI_Core_TypeDef
This structure registers corresponds to EXTI_Typdef CPU1/CPU2 registers subset (IMRx,...
Definition: stm32h723xx.h:936
EXTI_TypeDef
External Interrupt/Event Controller.
Definition: stm32h723xx.h:891
FDCAN_ClockCalibrationUnit_TypeDef
FD Controller Area Network.
Definition: stm32h723xx.h:403
FDCAN_GlobalTypeDef
FD Controller Area Network.
Definition: stm32h723xx.h:315
FLASH_TypeDef
FLASH Registers.
Definition: stm32h723xx.h:956
FMAC_TypeDef
Filter and Mathematical ACcelerator.
Definition: stm32h723xx.h:990
FMC_Bank1E_TypeDef
Flexible Memory Controller Bank1E.
Definition: stm32h723xx.h:1015
FMC_Bank1_TypeDef
Flexible Memory Controller.
Definition: stm32h723xx.h:1006
FMC_Bank2_TypeDef
Flexible Memory Controller Bank2.
Definition: stm32h723xx.h:1024
FMC_Bank3_TypeDef
Flexible Memory Controller Bank3.
Definition: stm32h723xx.h:1038
FMC_Bank5_6_TypeDef
Flexible Memory Controller Bank5 and 6.
Definition: stm32h723xx.h:1053
GPIO_TypeDef
General Purpose I/O.
Definition: stm32h723xx.h:1066
GPV_TypeDef
Global Programmer View.
Definition: stm32h723xx.h:1966
HASH_DIGEST_TypeDef
HASH_DIGEST.
Definition: stm32h730xx.h:1730
HASH_TypeDef
HASH.
Definition: stm32h730xx.h:1714
HSEM_Common_TypeDef
Definition: stm32h723xx.h:1467
HSEM_TypeDef
HW Semaphore HSEM.
Definition: stm32h723xx.h:1453
I2C_TypeDef
Inter-integrated Circuit Interface.
Definition: stm32h723xx.h:1133
IWDG_TypeDef
Independent WATCHDOG.
Definition: stm32h723xx.h:1152
LPTIM_TypeDef
LPTIMIMER.
Definition: stm32h723xx.h:1559
LTDC_Layer_TypeDef
LCD-TFT Display layer x Controller.
Definition: stm32h723xx.h:1191
LTDC_TypeDef
LCD-TFT Display Controller.
Definition: stm32h723xx.h:1166
MDIOS_TypeDef
MDIOS.
Definition: stm32h723xx.h:1681
MDMA_Channel_TypeDef
Definition: stm32h723xx.h:664
MDMA_TypeDef
MDMA Controller.
Definition: stm32h723xx.h:659
OCTOSPIM_TypeDef
OCTO Serial Peripheral Interface IO Manager.
Definition: stm32h723xx.h:1952
OCTOSPI_TypeDef
OCTO Serial Peripheral Interface.
Definition: stm32h723xx.h:1887
OPAMP_TypeDef
Operational Amplifier (OPAMP)
Definition: stm32h723xx.h:1083
OTFDEC_Region_TypeDef
OTFD register.
Definition: stm32h730xx.h:2037
OTFDEC_TypeDef
Definition: stm32h730xx.h:2050
PSSI_TypeDef
PSSI.
Definition: stm32h723xx.h:580
PWR_TypeDef
Power Control.
Definition: stm32h723xx.h:1214
RAMECC_MonitorTypeDef
RAM_ECC_Specific_Registers.
Definition: stm32h723xx.h:1644
RAMECC_TypeDef
Definition: stm32h723xx.h:1654
RCC_TypeDef
Reset and Clock Control.
Definition: stm32h723xx.h:1233
RNG_TypeDef
RNG.
Definition: stm32h723xx.h:1668
RTC_TypeDef
Real-Time Clock.
Definition: stm32h723xx.h:1307
SAI_Block_TypeDef
Definition: stm32h723xx.h:1375
SAI_TypeDef
Serial Audio Interface.
Definition: stm32h723xx.h:1367
SDMMC_TypeDef
Secure digital input/output Interface.
Definition: stm32h723xx.h:1408
SPDIFRX_TypeDef
SPDIF-RX Interface.
Definition: stm32h723xx.h:1391
SPI_TypeDef
Serial Peripheral Interface.
Definition: stm32h723xx.h:1479
SWPMI_TypeDef
Single Wire Protocol Master Interface SPWMI.
Definition: stm32h723xx.h:1615
SYSCFG_TypeDef
System configuration controller.
Definition: stm32h723xx.h:1094
TIM_TypeDef
TIM.
Definition: stm32h723xx.h:1525
TTCAN_TypeDef
TTFD Controller Area Network.
Definition: stm32h723xx.h:376
USART_TypeDef
Universal Synchronous Asynchronous Receiver Transmitter.
Definition: stm32h723xx.h:1596
USB_OTG_DeviceTypeDef
USB_OTG_device_Registers.
Definition: stm32h723xx.h:1796
USB_OTG_GlobalTypeDef
USB_OTG_Core_Registers.
Definition: stm32h723xx.h:1761
USB_OTG_HostChannelTypeDef
USB_OTG_Host_Channel_Specific_Registers.
Definition: stm32h723xx.h:1869
USB_OTG_HostTypeDef
USB_OTG_Host_Mode_Register_Structures.
Definition: stm32h723xx.h:1855
USB_OTG_INEndpointTypeDef
USB_OTG_IN_Endpoint-Specific_Register.
Definition: stm32h723xx.h:1824
USB_OTG_OUTEndpointTypeDef
USB_OTG_OUT_Endpoint-Specific_Registers.
Definition: stm32h723xx.h:1840
VREFBUF_TypeDef
VREFBUF.
Definition: stm32h723xx.h:304
WWDG_TypeDef
Window WATCHDOG.
Definition: stm32h723xx.h:1633
_pr
Definition: hexdump.h:39
system_stm32h7xx.h
CMSIS Cortex-Mx Device System Source File for STM32H7xx devices.
Generated by doxygen 1.9.6