RTEMS 6.1-rc1
cpuimpl.h
Go to the documentation of this file.
1/* SPDX-License-Identifier: BSD-2-Clause */
2
9/*
10 * Copyright (c) 2013 embedded brains GmbH & Co. KG
11 *
12 * Redistribution and use in source and binary forms, with or without
13 * modification, are permitted provided that the following conditions
14 * are met:
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in the
19 * documentation and/or other materials provided with the distribution.
20 *
21 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
25 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31 * POSSIBILITY OF SUCH DAMAGE.
32 */
33
34#ifndef _RTEMS_SCORE_CPUIMPL_H
35#define _RTEMS_SCORE_CPUIMPL_H
36
37#include <rtems/score/cpu.h>
38
49#define CPU_PER_CPU_CONTROL_SIZE 0
50
51#define CPU_THREAD_LOCAL_STORAGE_VARIANT 10
52
53#ifndef ASM
54
55#ifdef __cplusplus
56extern "C" {
57#endif
58
59RTEMS_NO_RETURN void _CPU_Fatal_halt( uint32_t source, CPU_Uint32ptr error );
60
61static inline void _CPU_Context_volatile_clobber( uintptr_t pattern )
62{
63 (void) pattern;
64
65 /* TODO */
66}
67
68static inline void _CPU_Context_validate( uintptr_t pattern )
69{
70 (void) pattern;
71
72 while (1) {
73 /* TODO */
74 }
75}
76
77static inline void _CPU_Instruction_illegal( void )
78{
79 __asm__ volatile ( ".word -1" );
80}
81
82static inline void _CPU_Instruction_no_operation( void )
83{
84 __asm__ volatile ( "nop" );
85}
86
87static inline void _CPU_Use_thread_local_storage(
89)
90{
91 (void) context;
92}
93
94static inline void *_CPU_Get_TLS_thread_pointer(
96)
97{
98 (void) context;
99 return NULL;
100}
101
102#ifdef __cplusplus
103}
104#endif
105
106#endif /* ASM */
107
110#endif /* _RTEMS_SCORE_CPUIMPL_H */
#define RTEMS_NO_RETURN
Tells the compiler in a function declaration that this function does not return.
Definition: basedefs.h:386
RTEMS_NO_RETURN void _CPU_Fatal_halt(uint32_t source, CPU_Uint32ptr error)
Definition: bsp_fatal_halt.c:31
uintptr_t CPU_Uint32ptr
Definition: cpu.h:557
register struct Per_CPU_Control *_SPARC_Per_CPU_current __asm__("g6")
The pointer to the current per-CPU control is available via register g6.
#define NULL
Requests a GPIO pin group configuration.
Definition: xil_types.h:54
rtems_termios_device_context * context
Definition: console-config.c:62
Thread register context.
Definition: cpu.h:169