RTEMS
6.3
Toggle main menu visibility
Loading...
Searching...
No Matches
bsps
include
peripheral_maps
xilinx_zynqmp.h
Go to the documentation of this file.
1
6
7
/*
8
* SPDX-License-Identifier: BSD-2-Clause
9
*
10
* Copyright (C) 2023 Reflex Aerospace GmbH
11
*
12
* Written by Philip Kirkpatrick <p.kirkpatrick@reflexaerospace.com>
13
*
14
* Redistribution and use in source and binary forms, with or without
15
* modification, are permitted provided that the following conditions
16
* are met:
17
* 1. Redistributions of source code must retain the above copyright
18
* notice, this list of conditions and the following disclaimer.
19
* 2. Redistributions in binary form must reproduce the above copyright
20
* notice, this list of conditions and the following disclaimer in the
21
* documentation and/or other materials provided with the distribution.
22
*
23
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
24
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
25
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
26
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
27
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
28
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
29
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
30
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
31
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
32
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
33
* POSSIBILITY OF SUCH DAMAGE.
34
*/
35
36
#ifndef LIBBSP_SHARED_PERIPHERAL_MAPS_ZYNQMP
37
#define LIBBSP_SHARED_PERIPHERAL_MAPS_ZYNQMP
38
39
/* Data derived from https://docs.xilinx.com/r/en-US/ug1085-zynq-ultrascale-trm/PS-I/O-Peripherals-Registers */
40
41
/* LPD IO Peripherals */
42
#define ZYNQMP_UART0 (0xFF000000)
43
#define ZYNQMP_UART1 (0xFF010000)
44
#define ZYNQMP_I2C0 (0xFF020000)
45
#define ZYNQMP_I2C1 (0xFF030000)
46
#define ZYNQMP_SPI0 (0xFF040000)
47
#define ZYNQMP_SPI1 (0xFF050000)
48
#define ZYNQMP_CAN0 (0xFF060000)
49
#define ZYNQMP_CAN1 (0xFF070000)
50
#define ZYNQMP_GPIO (0xFF0A0000)
51
#define ZYNQMP_GEM0 (0xFF0B0000)
52
#define ZYNQMP_GEM1 (0xFF0C0000)
53
#define ZYNQMP_GEM2 (0xFF0D0000)
54
#define ZYNQMP_GEM3 (0xFF0E0000)
55
#define ZYNQMP_QSPI (0xFF0F0000)
56
#define ZYNQMP_NAND (0xFF100000)
57
#define ZYNQMP_SD0 (0xFF160000)
58
#define ZYNQMP_SD1 (0xFF170000)
59
#define ZYNQMP_IPI_MSG (0xFF990000)
60
#define ZYNQMP_USB0 (0xFF9D0000)
61
#define ZYNQMP_USB1 (0xFF9E0000)
62
#define ZYNQMP_AMS (0xFFA50000)
63
#define ZYNQMP_PSSYSMON (0xFFA50800)
64
#define ZYNQMP_PLSYSMON (0xFFA50C00)
65
#define ZYNQMP_CSU_SWDT (0xFFCB0000)
66
67
/* FPD IO Peripherals */
68
#define ZYNQMP_SATA (0xFD0C0000)
69
#define ZYNQMP_PCIE (0xFD0E0000)
70
#define ZYNQMP_PCIE_IN (0xFD0E0800)
71
#define ZYNQMP_PCIE_EG (0xFD0E0C00)
72
#define ZYNQMP_PCIE_DMA (0xFD0F0000)
73
#define ZYNQMP_SIOU (0xFD3D0000)
74
#define ZYNQMP_GTR (0xFD400000)
75
#define ZYNQMP_PCIE_ATTR (0xFD480000)
76
#define ZYNQMP_DP (0xFD4A0000)
77
#define ZYNQMP_GPU (0xFD4B0000)
78
#define ZYNQMP_DP_DMA (0xFD4C0000)
79
80
/* LPD System Registers */
81
#define ZYNQMP_IPI (0xFF300000)
82
#define ZYNQMP_TTC0 (0xFF110000)
83
#define ZYNQMP_TTC1 (0xFF120000)
84
#define ZYNQMP_TTC2 (0xFF130000)
85
#define ZYNQMP_TTC3 (0xFF140000)
86
#define ZYNQMP_LPD_SWDT (0xFF150000)
87
#define ZYNQMP_XPPU (0xFF980000)
88
#define ZYNQMP_XPPU_SINK (0xFF9C0000)
89
#define ZYNQMP_PL_LPD (0xFF9B0000)
90
#define ZYNQMP_OCM (0xFFA00000)
91
#define ZYNQMP_LPD_FPD (0xFFA10000)
92
#define ZYNQMP_RTC (0xFFA60000)
93
#define ZYNQMP_OCM_XMPU (0xFFA70000)
94
#define ZYNQMP_LPD_DMA (0xFFA80000)
95
#define ZYNQMP_CSU_DMA (0xFFC80000)
96
#define ZYNQMP_CSU (0xFFCA0000)
97
#define ZYNQMP_BBRAM (0xFFCD0000)
98
99
/* System Interrupt Table */
100
101
/* SPIs */
102
#define ZYNQMP_IRQ_UART_0 53
103
#define ZYNQMP_IRQ_UART_1 54
104
105
#define ZYNQMP_IRQ_TTC_0_0 68
106
#define ZYNQMP_IRQ_TTC_0_1 69
107
#define ZYNQMP_IRQ_TTC_0_2 70
108
#define ZYNQMP_IRQ_TTC_1_0 71
109
#define ZYNQMP_IRQ_TTC_1_1 72
110
#define ZYNQMP_IRQ_TTC_1_2 73
111
#define ZYNQMP_IRQ_TTC_2_0 74
112
#define ZYNQMP_IRQ_TTC_2_1 75
113
#define ZYNQMP_IRQ_TTC_2_2 76
114
#define ZYNQMP_IRQ_TTC_3_0 77
115
#define ZYNQMP_IRQ_TTC_3_1 78
116
#define ZYNQMP_IRQ_TTC_3_2 79
117
118
#endif
/* LIBBSP_SHARED_PERIPHERAL_MAPS_ZYNQMP */
Generated by
1.18.0