![]() |
RTEMS 6.3
|
Data Fields | |
| __IO uint32_t | TIMxCR |
| __IO uint32_t | TIMxISR |
| __IO uint32_t | TIMxICR |
| __IO uint32_t | TIMxDIER |
| __IO uint32_t | CNTxR |
| __IO uint32_t | PERxR |
| __IO uint32_t | REPxR |
| __IO uint32_t | CMP1xR |
| __IO uint32_t | CMP1CxR |
| __IO uint32_t | CMP2xR |
| __IO uint32_t | CMP3xR |
| __IO uint32_t | CMP4xR |
| __IO uint32_t | CPT1xR |
| __IO uint32_t | CPT2xR |
| __IO uint32_t | DTxR |
| __IO uint32_t | SETx1R |
| __IO uint32_t | RSTx1R |
| __IO uint32_t | SETx2R |
| __IO uint32_t | RSTx2R |
| __IO uint32_t | EEFxR1 |
| __IO uint32_t | EEFxR2 |
| __IO uint32_t | RSTxR |
| __IO uint32_t | CHPxR |
| __IO uint32_t | CPT1xCR |
| __IO uint32_t | CPT2xCR |
| __IO uint32_t | OUTxR |
| __IO uint32_t | FLTxR |
| uint32_t | RESERVED0 [5] |
| __IO uint32_t HRTIM_Timerx_TypeDef::CHPxR |
HRTIM Timerx Chopper register, Address offset: 0x58
| __IO uint32_t HRTIM_Timerx_TypeDef::CMP1CxR |
HRTIM Timerx compare 1 compound register, Address offset: 0x20
| __IO uint32_t HRTIM_Timerx_TypeDef::CMP1xR |
HRTIM Timerx compare 1 register, Address offset: 0x1C
| __IO uint32_t HRTIM_Timerx_TypeDef::CMP2xR |
HRTIM Timerx compare 2 register, Address offset: 0x24
| __IO uint32_t HRTIM_Timerx_TypeDef::CMP3xR |
HRTIM Timerx compare 3 register, Address offset: 0x28
| __IO uint32_t HRTIM_Timerx_TypeDef::CMP4xR |
HRTIM Timerx compare 4 register, Address offset: 0x2C
| __IO uint32_t HRTIM_Timerx_TypeDef::CNTxR |
HRTIM Timerx counter register, Address offset: 0x10
| __IO uint32_t HRTIM_Timerx_TypeDef::CPT1xCR |
HRTIM Timerx Capture 1 register, Address offset: 0x5C
| __IO uint32_t HRTIM_Timerx_TypeDef::CPT1xR |
HRTIM Timerx capture 1 register, Address offset: 0x30
| __IO uint32_t HRTIM_Timerx_TypeDef::CPT2xCR |
HRTIM Timerx Capture 2 register, Address offset: 0x60
| __IO uint32_t HRTIM_Timerx_TypeDef::CPT2xR |
HRTIM Timerx capture 2 register, Address offset: 0x34
| __IO uint32_t HRTIM_Timerx_TypeDef::DTxR |
HRTIM Timerx dead time register, Address offset: 0x38
| __IO uint32_t HRTIM_Timerx_TypeDef::EEFxR1 |
HRTIM Timerx external event filtering 1 register, Address offset: 0x4C
| __IO uint32_t HRTIM_Timerx_TypeDef::EEFxR2 |
HRTIM Timerx external event filtering 2 register, Address offset: 0x50
| __IO uint32_t HRTIM_Timerx_TypeDef::FLTxR |
HRTIM Timerx Fault register, Address offset: 0x68
| __IO uint32_t HRTIM_Timerx_TypeDef::OUTxR |
HRTIM Timerx Output register, Address offset: 0x64
| __IO uint32_t HRTIM_Timerx_TypeDef::PERxR |
HRTIM Timerx period register, Address offset: 0x14
| __IO uint32_t HRTIM_Timerx_TypeDef::REPxR |
HRTIM Timerx repetition register, Address offset: 0x18
| uint32_t HRTIM_Timerx_TypeDef::RESERVED0 |
Reserved, 0x6C..0x7C
| __IO uint32_t HRTIM_Timerx_TypeDef::RSTx1R |
HRTIM Timerx output 1 reset register, Address offset: 0x40
| __IO uint32_t HRTIM_Timerx_TypeDef::RSTx2R |
HRTIM Timerx output 2 reset register, Address offset: 0x48
| __IO uint32_t HRTIM_Timerx_TypeDef::RSTxR |
HRTIM Timerx Reset register, Address offset: 0x54
| __IO uint32_t HRTIM_Timerx_TypeDef::SETx1R |
HRTIM Timerx output 1 set register, Address offset: 0x3C
| __IO uint32_t HRTIM_Timerx_TypeDef::SETx2R |
HRTIM Timerx output 2 set register, Address offset: 0x44
| __IO uint32_t HRTIM_Timerx_TypeDef::TIMxCR |
HRTIM Timerx control register, Address offset: 0x00
| __IO uint32_t HRTIM_Timerx_TypeDef::TIMxDIER |
HRTIM Timerx DMA/interrupt enable register, Address offset: 0x0C
| __IO uint32_t HRTIM_Timerx_TypeDef::TIMxICR |
HRTIM Timerx interrupt clear register, Address offset: 0x08
| __IO uint32_t HRTIM_Timerx_TypeDef::TIMxISR |
HRTIM Timerx interrupt status register, Address offset: 0x04