RTEMS 6.3
Loading...
Searching...
No Matches

Data Fields

__IO uint32_t RW
__IO uint32_t SET
__IO uint32_t CLR
__IO uint32_t TOG
__IO uint32_t RW
__IO uint32_t SET
__IO uint32_t CLR
__IO uint32_t TOG

Field Documentation

◆ CLR [1/2]

__IO uint32_t AUDIO_PLL_Type::[struct].CTRL0 CLR

Fractional PLL Control Register, offset: 0x8

◆ CLR [2/2]

__IO uint32_t AUDIO_PLL_Type::[struct].CTRL0 CLR

Fractional PLL Control Register, offset: 0x8

◆ RW [1/2]

Fractional PLL Control Register, offset: 0x0

◆ RW [2/2]

Fractional PLL Control Register, offset: 0x0

◆ SET [1/2]

__IO uint32_t AUDIO_PLL_Type::[struct].CTRL0 SET

Fractional PLL Control Register, offset: 0x4

◆ SET [2/2]

__IO uint32_t AUDIO_PLL_Type::[struct].CTRL0 SET

Fractional PLL Control Register, offset: 0x4

◆ TOG [1/2]

__IO uint32_t AUDIO_PLL_Type::[struct].CTRL0 TOG

Fractional PLL Control Register, offset: 0xC

◆ TOG [2/2]

__IO uint32_t AUDIO_PLL_Type::[struct].CTRL0 TOG

Fractional PLL Control Register, offset: 0xC


The documentation for this struct was generated from the following files: