6.3/docs/rtems-6.3-doxygen-html.tar.xz

/* Define to prevent recursive inclusion -------------------------------------*/

#ifndef STM32_HAL_LEGACY

#define STM32_HAL_LEGACY


#ifdef __cplusplus

extern "C" {

#endif


/* Includes ------------------------------------------------------------------*/

/* Exported types ------------------------------------------------------------*/

/* Exported constants --------------------------------------------------------*/


#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR

#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR

#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF

#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR

#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR

#if defined(STM32H7) || defined(STM32MP1)

#define CRYP_DATATYPE_32B               CRYP_NO_SWAP

#define CRYP_DATATYPE_16B               CRYP_HALFWORD_SWAP

#define CRYP_DATATYPE_8B                CRYP_BYTE_SWAP

#define CRYP_DATATYPE_1B                CRYP_BIT_SWAP

#endif /* STM32H7 || STM32MP1 */


#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B

#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B

#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B

#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B

#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN

#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED

#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV

#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV

#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV

#define REGULAR_GROUP                   ADC_REGULAR_GROUP

#define INJECTED_GROUP                  ADC_INJECTED_GROUP

#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP

#define AWD_EVENT                       ADC_AWD_EVENT

#define AWD1_EVENT                      ADC_AWD1_EVENT

#define AWD2_EVENT                      ADC_AWD2_EVENT

#define AWD3_EVENT                      ADC_AWD3_EVENT

#define OVR_EVENT                       ADC_OVR_EVENT

#define JQOVF_EVENT                     ADC_JQOVF_EVENT

#define ALL_CHANNELS                    ADC_ALL_CHANNELS

#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS

#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS

#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR

#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT

#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1

#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2

#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4

#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6

#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8

#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO

#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2

#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO

#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4

#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO

#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11

#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1

#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE

#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING

#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING

#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING

#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5


#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY

#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY

#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC

#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC

#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL

#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL

#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1


#if defined(STM32H7)

#define ADC_CHANNEL_VBAT_DIV4           ADC_CHANNEL_VBAT

#endif /* STM32H7 */


#if defined(STM32U5)

#define ADC_SAMPLETIME_5CYCLE           ADC_SAMPLETIME_5CYCLES

#define ADC_SAMPLETIME_391CYCLES_5      ADC_SAMPLETIME_391CYCLES

#define ADC4_SAMPLETIME_160CYCLES_5     ADC4_SAMPLETIME_814CYCLES_5

#endif /* STM32U5 */


#if defined(STM32H5)

#define ADC_CHANNEL_VCORE               ADC_CHANNEL_VDDCORE

#endif /* STM32H5 */


#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG


#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE

#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE

#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1

#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2

#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3

#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4

#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5

#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6

#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7

#if defined(STM32L0)

#define COMP_LPTIMCONNECTION_ENABLED   ((uint32_t)0x00000003U)

#endif

#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR

#if defined(STM32F373xC) || defined(STM32F378xx)

#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1

#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR

#endif /* STM32F373xC || STM32F378xx */


#if defined(STM32L0) || defined(STM32L4)

#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1

#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2

#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3

#define COMP_NONINVERTINGINPUT_IO4      COMP_INPUT_PLUS_IO4

#define COMP_NONINVERTINGINPUT_IO5      COMP_INPUT_PLUS_IO5

#define COMP_NONINVERTINGINPUT_IO6      COMP_INPUT_PLUS_IO6


#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT

#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT

#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT

#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT

#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1

#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2

#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1

#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2

#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1

#if defined(STM32L0)

/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */

/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */

/* to the second dedicated IO (only for COMP2).                               */

#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_DAC1_CH2

#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO2

#else

#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2

#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3

#endif

#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4

#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5


#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW

#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH


/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */

/*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */

#if defined(COMP_CSR_LOCK)

#define COMP_FLAG_LOCK                 COMP_CSR_LOCK

#elif defined(COMP_CSR_COMP1LOCK)

#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK

#elif defined(COMP_CSR_COMPxLOCK)

#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK

#endif


#if defined(STM32L4)

#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1

#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1

#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1

#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2

#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2

#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2

#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE

#endif


#if defined(STM32L0)

#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED

#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER

#else

#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED

#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED

#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER

#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER

#endif


#endif


#if defined(STM32U5)

#define __HAL_COMP_COMP1_EXTI_CLEAR_RASING_FLAG __HAL_COMP_COMP1_EXTI_CLEAR_RISING_FLAG

#endif


#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig

#if defined(STM32U5)

#define  MPU_DEVICE_nGnRnE          MPU_DEVICE_NGNRNE

#define  MPU_DEVICE_nGnRE           MPU_DEVICE_NGNRE

#define  MPU_DEVICE_nGRE            MPU_DEVICE_NGRE

#endif /* STM32U5 */


#if defined(STM32H5) || defined(STM32C0)

#else

#define HAL_CRC_Input_Data_Reverse   HAL_CRCEx_Input_Data_Reverse

#define HAL_CRC_Output_Data_Reverse  HAL_CRCEx_Output_Data_Reverse

#endif


#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE

#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE


#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1

#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2

#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1

#define DAC_WAVE_NONE                                   0x00000000U

#define DAC_WAVE_NOISE                                  DAC_CR_WAVE1_0

#define DAC_WAVE_TRIANGLE                               DAC_CR_WAVE1_1

#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE

#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE

#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE


#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5)

#define DAC_CHIPCONNECT_DISABLE       DAC_CHIPCONNECT_EXTERNAL

#define DAC_CHIPCONNECT_ENABLE        DAC_CHIPCONNECT_INTERNAL

#endif


#if defined(STM32U5)

#define DAC_TRIGGER_STOP_LPTIM1_OUT  DAC_TRIGGER_STOP_LPTIM1_CH1

#define DAC_TRIGGER_STOP_LPTIM3_OUT  DAC_TRIGGER_STOP_LPTIM3_CH1

#define DAC_TRIGGER_LPTIM1_OUT       DAC_TRIGGER_LPTIM1_CH1

#define DAC_TRIGGER_LPTIM3_OUT       DAC_TRIGGER_LPTIM3_CH1

#endif


#if defined(STM32H5)

#define DAC_TRIGGER_LPTIM1_OUT       DAC_TRIGGER_LPTIM1_CH1

#define DAC_TRIGGER_LPTIM2_OUT       DAC_TRIGGER_LPTIM2_CH1

#endif


#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || \

    defined(STM32F4) || defined(STM32G4)

#define HAL_DAC_MSP_INIT_CB_ID       HAL_DAC_MSPINIT_CB_ID

#define HAL_DAC_MSP_DEINIT_CB_ID     HAL_DAC_MSPDEINIT_CB_ID

#endif


#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2

#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4

#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5

#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4

#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2

#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32

#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6

#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7

#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67

#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67

#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76

#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6

#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7

#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6


#define IS_HAL_REMAPDMA                          IS_DMA_REMAP

#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE

#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE


#if defined(STM32L4)


#define HAL_DMAMUX1_REQUEST_GEN_EXTI0            HAL_DMAMUX1_REQ_GEN_EXTI0

#define HAL_DMAMUX1_REQUEST_GEN_EXTI1            HAL_DMAMUX1_REQ_GEN_EXTI1

#define HAL_DMAMUX1_REQUEST_GEN_EXTI2            HAL_DMAMUX1_REQ_GEN_EXTI2

#define HAL_DMAMUX1_REQUEST_GEN_EXTI3            HAL_DMAMUX1_REQ_GEN_EXTI3

#define HAL_DMAMUX1_REQUEST_GEN_EXTI4            HAL_DMAMUX1_REQ_GEN_EXTI4

#define HAL_DMAMUX1_REQUEST_GEN_EXTI5            HAL_DMAMUX1_REQ_GEN_EXTI5

#define HAL_DMAMUX1_REQUEST_GEN_EXTI6            HAL_DMAMUX1_REQ_GEN_EXTI6

#define HAL_DMAMUX1_REQUEST_GEN_EXTI7            HAL_DMAMUX1_REQ_GEN_EXTI7

#define HAL_DMAMUX1_REQUEST_GEN_EXTI8            HAL_DMAMUX1_REQ_GEN_EXTI8

#define HAL_DMAMUX1_REQUEST_GEN_EXTI9            HAL_DMAMUX1_REQ_GEN_EXTI9

#define HAL_DMAMUX1_REQUEST_GEN_EXTI10           HAL_DMAMUX1_REQ_GEN_EXTI10

#define HAL_DMAMUX1_REQUEST_GEN_EXTI11           HAL_DMAMUX1_REQ_GEN_EXTI11

#define HAL_DMAMUX1_REQUEST_GEN_EXTI12           HAL_DMAMUX1_REQ_GEN_EXTI12

#define HAL_DMAMUX1_REQUEST_GEN_EXTI13           HAL_DMAMUX1_REQ_GEN_EXTI13

#define HAL_DMAMUX1_REQUEST_GEN_EXTI14           HAL_DMAMUX1_REQ_GEN_EXTI14

#define HAL_DMAMUX1_REQUEST_GEN_EXTI15           HAL_DMAMUX1_REQ_GEN_EXTI15

#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT

#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT

#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT

#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT

#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT       HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT

#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT       HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT

#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE           HAL_DMAMUX1_REQ_GEN_DSI_TE

#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT          HAL_DMAMUX1_REQ_GEN_DSI_EOT

#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT        HAL_DMAMUX1_REQ_GEN_DMA2D_EOT

#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT          HAL_DMAMUX1_REQ_GEN_LTDC_IT


#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT          HAL_DMAMUX_REQ_GEN_NO_EVENT

#define HAL_DMAMUX_REQUEST_GEN_RISING            HAL_DMAMUX_REQ_GEN_RISING

#define HAL_DMAMUX_REQUEST_GEN_FALLING           HAL_DMAMUX_REQ_GEN_FALLING

#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING    HAL_DMAMUX_REQ_GEN_RISING_FALLING


#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || \

    defined(STM32L4S7xx) || defined(STM32L4S9xx)

#define DMA_REQUEST_DCMI_PSSI                    DMA_REQUEST_DCMI

#endif


#endif /* STM32L4 */


#if defined(STM32G0)

#define DMA_REQUEST_DAC1_CHANNEL1                DMA_REQUEST_DAC1_CH1

#define DMA_REQUEST_DAC1_CHANNEL2                DMA_REQUEST_DAC1_CH2

#define DMA_REQUEST_TIM16_TRIG_COM               DMA_REQUEST_TIM16_COM

#define DMA_REQUEST_TIM17_TRIG_COM               DMA_REQUEST_TIM17_COM


#define LL_DMAMUX_REQ_TIM16_TRIG_COM             LL_DMAMUX_REQ_TIM16_COM

#define LL_DMAMUX_REQ_TIM17_TRIG_COM             LL_DMAMUX_REQ_TIM17_COM

#endif


#if defined(STM32H7)


#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1

#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2


#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX

#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX


#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT

#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT

#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT

#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT

#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT

#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT

#define HAL_DMAMUX1_REQUEST_GEN_EXTI0              HAL_DMAMUX1_REQ_GEN_EXTI0

#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO         HAL_DMAMUX1_REQ_GEN_TIM12_TRGO


#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT

#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT

#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT

#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT

#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT

#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT

#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT

#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT

#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT

#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP          HAL_DMAMUX2_REQ_GEN_I2C4_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP          HAL_DMAMUX2_REQ_GEN_SPI6_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT          HAL_DMAMUX2_REQ_GEN_COMP1_OUT

#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT          HAL_DMAMUX2_REQ_GEN_COMP2_OUT

#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP           HAL_DMAMUX2_REQ_GEN_RTC_WKUP

#define HAL_DMAMUX2_REQUEST_GEN_EXTI0              HAL_DMAMUX2_REQ_GEN_EXTI0

#define HAL_DMAMUX2_REQUEST_GEN_EXTI2              HAL_DMAMUX2_REQ_GEN_EXTI2

#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT        HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT

#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT            HAL_DMAMUX2_REQ_GEN_SPI6_IT

#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT

#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT

#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT            HAL_DMAMUX2_REQ_GEN_ADC3_IT

#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT      HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT

#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT

#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT


#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT            HAL_DMAMUX_REQ_GEN_NO_EVENT

#define HAL_DMAMUX_REQUEST_GEN_RISING              HAL_DMAMUX_REQ_GEN_RISING

#define HAL_DMAMUX_REQUEST_GEN_FALLING             HAL_DMAMUX_REQ_GEN_FALLING

#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING      HAL_DMAMUX_REQ_GEN_RISING_FALLING


#define DFSDM_FILTER_EXT_TRIG_LPTIM1               DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT

#define DFSDM_FILTER_EXT_TRIG_LPTIM2               DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT

#define DFSDM_FILTER_EXT_TRIG_LPTIM3               DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT


#define DAC_TRIGGER_LP1_OUT                        DAC_TRIGGER_LPTIM1_OUT

#define DAC_TRIGGER_LP2_OUT                        DAC_TRIGGER_LPTIM2_OUT


#endif /* STM32H7 */


#if defined(STM32U5)

#define GPDMA1_REQUEST_DCMI                        GPDMA1_REQUEST_DCMI_PSSI

#endif /* STM32U5 */


#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE

#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD

#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD

#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD

#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS

#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES

#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES

#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE

#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE

#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE

#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE

#define OBEX_PCROP                    OPTIONBYTE_PCROP

#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG

#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE

#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE

#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE

#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD

#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD

#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE

#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD

#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD

#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE

#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD

#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD

#define PAGESIZE                      FLASH_PAGE_SIZE

#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE

#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD

#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD

#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1

#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2

#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3

#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4

#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST

#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST

#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA

#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB

#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA

#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB

#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE

#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN

#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE

#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN

#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE

#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD

#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG

#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS

#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP

#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV

#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR

#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG

#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION

#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA

#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE

#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE

#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS

#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS

#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST

#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR

#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO

#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION

#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS

#define OB_WDG_SW                     OB_IWDG_SW

#define OB_WDG_HW                     OB_IWDG_HW

#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET

#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET

#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET

#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET

#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR

#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0

#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1

#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2

#if defined(STM32G0) || defined(STM32C0)

#define OB_BOOT_LOCK_DISABLE          OB_BOOT_ENTRY_FORCED_NONE

#define OB_BOOT_LOCK_ENABLE           OB_BOOT_ENTRY_FORCED_FLASH

#else

#define OB_BOOT_ENTRY_FORCED_NONE     OB_BOOT_LOCK_DISABLE

#define OB_BOOT_ENTRY_FORCED_FLASH    OB_BOOT_LOCK_ENABLE

#endif

#if defined(STM32H7)

#define FLASH_FLAG_SNECCE_BANK1RR     FLASH_FLAG_SNECCERR_BANK1

#define FLASH_FLAG_DBECCE_BANK1RR     FLASH_FLAG_DBECCERR_BANK1

#define FLASH_FLAG_STRBER_BANK1R      FLASH_FLAG_STRBERR_BANK1

#define FLASH_FLAG_SNECCE_BANK2RR     FLASH_FLAG_SNECCERR_BANK2

#define FLASH_FLAG_DBECCE_BANK2RR     FLASH_FLAG_DBECCERR_BANK2

#define FLASH_FLAG_STRBER_BANK2R      FLASH_FLAG_STRBERR_BANK2

#define FLASH_FLAG_WDW                FLASH_FLAG_WBNE

#define OB_WRP_SECTOR_All             OB_WRP_SECTOR_ALL

#endif /* STM32H7 */

#if defined(STM32U5)

#define OB_USER_nRST_STOP             OB_USER_NRST_STOP

#define OB_USER_nRST_STDBY            OB_USER_NRST_STDBY

#define OB_USER_nRST_SHDW             OB_USER_NRST_SHDW

#define OB_USER_nSWBOOT0              OB_USER_NSWBOOT0

#define OB_USER_nBOOT0                OB_USER_NBOOT0

#define OB_nBOOT0_RESET               OB_NBOOT0_RESET

#define OB_nBOOT0_SET                 OB_NBOOT0_SET

#define OB_USER_SRAM134_RST           OB_USER_SRAM_RST

#define OB_SRAM134_RST_ERASE          OB_SRAM_RST_ERASE

#define OB_SRAM134_RST_NOT_ERASE      OB_SRAM_RST_NOT_ERASE

#endif /* STM32U5 */

#if defined(STM32U0)

#define OB_USER_nRST_STOP             OB_USER_NRST_STOP

#define OB_USER_nRST_STDBY            OB_USER_NRST_STDBY

#define OB_USER_nRST_SHDW             OB_USER_NRST_SHDW

#define OB_USER_nBOOT_SEL             OB_USER_NBOOT_SEL

#define OB_USER_nBOOT0                OB_USER_NBOOT0

#define OB_USER_nBOOT1                OB_USER_NBOOT1

#define OB_nBOOT0_RESET               OB_NBOOT0_RESET

#define OB_nBOOT0_SET                 OB_NBOOT0_SET

#endif /* STM32U0 */


#if defined(STM32H7)

#define __HAL_RCC_JPEG_CLK_ENABLE               __HAL_RCC_JPGDECEN_CLK_ENABLE

#define __HAL_RCC_JPEG_CLK_DISABLE              __HAL_RCC_JPGDECEN_CLK_DISABLE

#define __HAL_RCC_JPEG_FORCE_RESET              __HAL_RCC_JPGDECRST_FORCE_RESET

#define __HAL_RCC_JPEG_RELEASE_RESET            __HAL_RCC_JPGDECRST_RELEASE_RESET

#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE         __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE

#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE        __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE

#endif /* STM32H7 */


#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9

#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10

#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6

#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7

#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8

#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9

#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1

#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2

#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3

#if defined(STM32G4)


#define HAL_SYSCFG_EnableIOAnalogSwitchBooster    HAL_SYSCFG_EnableIOSwitchBooster

#define HAL_SYSCFG_DisableIOAnalogSwitchBooster   HAL_SYSCFG_DisableIOSwitchBooster

#define HAL_SYSCFG_EnableIOAnalogSwitchVDD        HAL_SYSCFG_EnableIOSwitchVDD

#define HAL_SYSCFG_DisableIOAnalogSwitchVDD       HAL_SYSCFG_DisableIOSwitchVDD

#endif /* STM32G4 */


#if defined(STM32H5)

#define SYSCFG_IT_FPU_IOC         SBS_IT_FPU_IOC

#define SYSCFG_IT_FPU_DZC         SBS_IT_FPU_DZC

#define SYSCFG_IT_FPU_UFC         SBS_IT_FPU_UFC

#define SYSCFG_IT_FPU_OFC         SBS_IT_FPU_OFC

#define SYSCFG_IT_FPU_IDC         SBS_IT_FPU_IDC

#define SYSCFG_IT_FPU_IXC         SBS_IT_FPU_IXC


#define SYSCFG_BREAK_FLASH_ECC    SBS_BREAK_FLASH_ECC

#define SYSCFG_BREAK_PVD          SBS_BREAK_PVD

#define SYSCFG_BREAK_SRAM_ECC     SBS_BREAK_SRAM_ECC

#define SYSCFG_BREAK_LOCKUP       SBS_BREAK_LOCKUP


#define SYSCFG_VREFBUF_VOLTAGE_SCALE0   VREFBUF_VOLTAGE_SCALE0

#define SYSCFG_VREFBUF_VOLTAGE_SCALE1   VREFBUF_VOLTAGE_SCALE1

#define SYSCFG_VREFBUF_VOLTAGE_SCALE2   VREFBUF_VOLTAGE_SCALE2

#define SYSCFG_VREFBUF_VOLTAGE_SCALE3   VREFBUF_VOLTAGE_SCALE3


#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE   VREFBUF_HIGH_IMPEDANCE_DISABLE

#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE    VREFBUF_HIGH_IMPEDANCE_ENABLE


#define SYSCFG_FASTMODEPLUS_PB6   SBS_FASTMODEPLUS_PB6

#define SYSCFG_FASTMODEPLUS_PB7   SBS_FASTMODEPLUS_PB7

#define SYSCFG_FASTMODEPLUS_PB8   SBS_FASTMODEPLUS_PB8

#define SYSCFG_FASTMODEPLUS_PB9   SBS_FASTMODEPLUS_PB9


#define SYSCFG_ETH_MII   SBS_ETH_MII

#define SYSCFG_ETH_RMII  SBS_ETH_RMII

#define IS_SYSCFG_ETHERNET_CONFIG  IS_SBS_ETHERNET_CONFIG


#define SYSCFG_MEMORIES_ERASE_FLAG_IPMEE   SBS_MEMORIES_ERASE_FLAG_IPMEE

#define SYSCFG_MEMORIES_ERASE_FLAG_MCLR    SBS_MEMORIES_ERASE_FLAG_MCLR

#define IS_SYSCFG_MEMORIES_ERASE_FLAG      IS_SBS_MEMORIES_ERASE_FLAG


#define IS_SYSCFG_CODE_CONFIG IS_SBS_CODE_CONFIG


#define SYSCFG_MPU_NSEC   SBS_MPU_NSEC

#define SYSCFG_VTOR_NSEC  SBS_VTOR_NSEC

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

#define SYSCFG_SAU              SBS_SAU

#define SYSCFG_MPU_SEC          SBS_MPU_SEC

#define SYSCFG_VTOR_AIRCR_SEC   SBS_VTOR_AIRCR_SEC

#define SYSCFG_LOCK_ALL         SBS_LOCK_ALL

#else

#define SYSCFG_LOCK_ALL         SBS_LOCK_ALL

#endif /* __ARM_FEATURE_CMSE */


#define SYSCFG_CLK      SBS_CLK

#define SYSCFG_CLASSB   SBS_CLASSB

#define SYSCFG_FPU      SBS_FPU

#define SYSCFG_ALL      SBS_ALL


#define SYSCFG_SEC      SBS_SEC

#define SYSCFG_NSEC     SBS_NSEC


#define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE   __HAL_SBS_FPU_INTERRUPT_ENABLE

#define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE  __HAL_SBS_FPU_INTERRUPT_DISABLE


#define __HAL_SYSCFG_BREAK_ECC_LOCK        __HAL_SBS_BREAK_ECC_LOCK

#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK     __HAL_SBS_BREAK_LOCKUP_LOCK

#define __HAL_SYSCFG_BREAK_PVD_LOCK        __HAL_SBS_BREAK_PVD_LOCK

#define __HAL_SYSCFG_BREAK_SRAM_ECC_LOCK   __HAL_SBS_BREAK_SRAM_ECC_LOCK


#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE   __HAL_SBS_FASTMODEPLUS_ENABLE

#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE  __HAL_SBS_FASTMODEPLUS_DISABLE


#define __HAL_SYSCFG_GET_MEMORIES_ERASE_STATUS    __HAL_SBS_GET_MEMORIES_ERASE_STATUS

#define __HAL_SYSCFG_CLEAR_MEMORIES_ERASE_STATUS  __HAL_SBS_CLEAR_MEMORIES_ERASE_STATUS


#define IS_SYSCFG_FPU_INTERRUPT    IS_SBS_FPU_INTERRUPT

#define IS_SYSCFG_BREAK_CONFIG     IS_SBS_BREAK_CONFIG

#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE     IS_VREFBUF_VOLTAGE_SCALE

#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE    IS_VREFBUF_HIGH_IMPEDANCE

#define IS_SYSCFG_VREFBUF_TRIMMING  IS_VREFBUF_TRIMMING

#define IS_SYSCFG_FASTMODEPLUS      IS_SBS_FASTMODEPLUS

#define IS_SYSCFG_ITEMS_ATTRIBUTES  IS_SBS_ITEMS_ATTRIBUTES

#define IS_SYSCFG_ATTRIBUTES        IS_SBS_ATTRIBUTES

#define IS_SYSCFG_LOCK_ITEMS        IS_SBS_LOCK_ITEMS


#define HAL_SYSCFG_VREFBUF_VoltageScalingConfig   HAL_VREFBUF_VoltageScalingConfig

#define HAL_SYSCFG_VREFBUF_HighImpedanceConfig    HAL_VREFBUF_HighImpedanceConfig

#define HAL_SYSCFG_VREFBUF_TrimmingConfig         HAL_VREFBUF_TrimmingConfig

#define HAL_SYSCFG_EnableVREFBUF                  HAL_EnableVREFBUF

#define HAL_SYSCFG_DisableVREFBUF                 HAL_DisableVREFBUF


#define HAL_SYSCFG_EnableIOAnalogSwitchBooster    HAL_SBS_EnableIOAnalogSwitchBooster

#define HAL_SYSCFG_DisableIOAnalogSwitchBooster   HAL_SBS_DisableIOAnalogSwitchBooster

#define HAL_SYSCFG_ETHInterfaceSelect             HAL_SBS_ETHInterfaceSelect


#define HAL_SYSCFG_Lock     HAL_SBS_Lock

#define HAL_SYSCFG_GetLock  HAL_SBS_GetLock


#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

#define HAL_SYSCFG_ConfigAttributes     HAL_SBS_ConfigAttributes

#define HAL_SYSCFG_GetConfigAttributes  HAL_SBS_GetConfigAttributes

#endif /* __ARM_FEATURE_CMSE */


#endif /* STM32H5 */


#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)

#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE

#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE

#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8

#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16

#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4)

#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE

#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE

#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8

#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16

#endif


#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef

#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef


#define GET_GPIO_SOURCE                           GPIO_GET_INDEX

#define GET_GPIO_INDEX                            GPIO_GET_INDEX


#if defined(STM32F4)

#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO

#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO

#endif


#if defined(STM32F7)

#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1

#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1

#endif


#if defined(STM32L4)

#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1

#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1

#endif


#if defined(STM32H7)

#define GPIO_AF7_SDIO1                            GPIO_AF7_SDMMC1

#define GPIO_AF8_SDIO1                            GPIO_AF8_SDMMC1

#define GPIO_AF12_SDIO1                           GPIO_AF12_SDMMC1

#define GPIO_AF9_SDIO2                            GPIO_AF9_SDMMC2

#define GPIO_AF10_SDIO2                           GPIO_AF10_SDMMC2

#define GPIO_AF11_SDIO2                           GPIO_AF11_SDMMC2


#if defined (STM32H743xx) || defined (STM32H753xx)  || defined (STM32H750xx) || defined (STM32H742xx) || \

    defined (STM32H745xx) || defined (STM32H755xx)  || defined (STM32H747xx) || defined (STM32H757xx)

#define GPIO_AF10_OTG2_HS  GPIO_AF10_OTG2_FS

#define GPIO_AF10_OTG1_FS  GPIO_AF10_OTG1_HS

#define GPIO_AF12_OTG2_FS  GPIO_AF12_OTG1_FS

#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || \

         STM32H757xx */

#endif /* STM32H7 */


#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1

#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1

#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1


#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || \

    defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32U5)

#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW

#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM

#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH

#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH

#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB || STM32U5*/


#if defined(STM32L1)

#define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW

#define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM

#define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH

#define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH

#endif /* STM32L1 */


#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)

#define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW

#define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM

#define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH

#endif /* STM32F0 || STM32F3 || STM32F1 */


#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1


#if defined(STM32U5) || defined(STM32H5)

#define GPIO_AF0_RTC_50Hz                         GPIO_AF0_RTC_50HZ

#endif /* STM32U5 || STM32H5 */

#if defined(STM32U5)

#define GPIO_AF0_S2DSTOP                          GPIO_AF0_SRDSTOP

#define GPIO_AF11_LPGPIO                          GPIO_AF11_LPGPIO1

#endif /* STM32U5 */


#if defined(STM32U5)

#define GTZC_PERIPH_DCMI                      GTZC_PERIPH_DCMI_PSSI

#define GTZC_PERIPH_LTDC                      GTZC_PERIPH_LTDCUSB

#endif /* STM32U5 */

#if defined(STM32H5)

#define GTZC_PERIPH_DAC12                     GTZC_PERIPH_DAC1

#define GTZC_PERIPH_ADC12                     GTZC_PERIPH_ADC

#define GTZC_PERIPH_USBFS                     GTZC_PERIPH_USB

#endif /* STM32H5 */

#if defined(STM32H5) || defined(STM32U5)

#define GTZC_MCPBB_NB_VCTR_REG_MAX            GTZC_MPCBB_NB_VCTR_REG_MAX

#define GTZC_MCPBB_NB_LCK_VCTR_REG_MAX        GTZC_MPCBB_NB_LCK_VCTR_REG_MAX

#define GTZC_MCPBB_SUPERBLOCK_UNLOCKED        GTZC_MPCBB_SUPERBLOCK_UNLOCKED

#define GTZC_MCPBB_SUPERBLOCK_LOCKED          GTZC_MPCBB_SUPERBLOCK_LOCKED

#define GTZC_MCPBB_BLOCK_NSEC                 GTZC_MPCBB_BLOCK_NSEC

#define GTZC_MCPBB_BLOCK_SEC                  GTZC_MPCBB_BLOCK_SEC

#define GTZC_MCPBB_BLOCK_NPRIV                GTZC_MPCBB_BLOCK_NPRIV

#define GTZC_MCPBB_BLOCK_PRIV                 GTZC_MPCBB_BLOCK_PRIV

#define GTZC_MCPBB_LOCK_OFF                   GTZC_MPCBB_LOCK_OFF

#define GTZC_MCPBB_LOCK_ON                    GTZC_MPCBB_LOCK_ON

#endif /* STM32H5 || STM32U5 */


#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED

#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6

#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6

#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6

#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6

#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7

#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7

#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7

#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER

#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER

#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD

#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD

#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER

#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER

#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE

#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE


#if defined(STM32G4)

#define HAL_HRTIM_ExternalEventCounterConfig    HAL_HRTIM_ExtEventCounterConfig

#define HAL_HRTIM_ExternalEventCounterEnable    HAL_HRTIM_ExtEventCounterEnable

#define HAL_HRTIM_ExternalEventCounterDisable   HAL_HRTIM_ExtEventCounterDisable

#define HAL_HRTIM_ExternalEventCounterReset     HAL_HRTIM_ExtEventCounterReset

#define HRTIM_TIMEEVENT_A                       HRTIM_EVENTCOUNTER_A

#define HRTIM_TIMEEVENT_B                       HRTIM_EVENTCOUNTER_B

#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL  HRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL

#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL    HRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL

#endif /* STM32G4 */


#if defined(STM32H7)

#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9


#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9

#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1

#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2

#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3

#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4

#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5

#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6

#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7

#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8

#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9

#endif /* STM32H7 */


#if defined(STM32F3)

#define HRTIM_EVENTSRC_1              (0x00000000U)

#define HRTIM_EVENTSRC_2              (HRTIM_EECR1_EE1SRC_0)

#define HRTIM_EVENTSRC_3              (HRTIM_EECR1_EE1SRC_1)

#define HRTIM_EVENTSRC_4              (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0)


#define HRTIM_CALIBRATIONRATE_7300             0x00000000U

#define HRTIM_CALIBRATIONRATE_910              (HRTIM_DLLCR_CALRTE_0)

#define HRTIM_CALIBRATIONRATE_114              (HRTIM_DLLCR_CALRTE_1)

#define HRTIM_CALIBRATIONRATE_14               (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0)


#endif /* STM32F3 */


#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE

#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE

#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE

#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE

#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE

#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE

#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE

#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE

#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || \

    defined(STM32L1) || defined(STM32F7)

#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX

#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX

#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX

#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX

#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX

#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX

#endif


#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE

#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE


#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD

#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE

#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE

#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE


#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION

#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS

#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS

#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING

#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING

#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING


#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION

#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS

#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS

#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS


/* The following 3 definition have also been present in a temporary version of lptim.h */

/* They need to be renamed also to the right name, just in case */

#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS

#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS

#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS


#define HAL_LPTIM_ReadCompare      HAL_LPTIM_ReadCapturedValue


#if defined(STM32U5)

#define LPTIM_ISR_CC1        LPTIM_ISR_CC1IF

#define LPTIM_ISR_CC2        LPTIM_ISR_CC2IF

#define LPTIM_CHANNEL_ALL    0x00000000U

#endif /* STM32U5 */


#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b

#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b

#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b

#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b


#define NAND_AddressTypedef             NAND_AddressTypeDef


#define __ARRAY_ADDRESS                 ARRAY_ADDRESS

#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE

#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE

#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE

#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE


#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef

#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS

#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING

#define NOR_ERROR                      HAL_NOR_STATUS_ERROR

#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT


#define __NOR_WRITE                    NOR_WRITE

#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT


#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0

#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1

#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2

#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3


#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0

#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1

#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2

#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3


#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0

#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1


#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0

#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1


#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0

#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1


#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1


#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO

#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0

#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) || defined(STM32U5)

#define HAL_OPAMP_MSP_INIT_CB_ID       HAL_OPAMP_MSPINIT_CB_ID

#define HAL_OPAMP_MSP_DEINIT_CB_ID     HAL_OPAMP_MSPDEINIT_CB_ID

#endif


#if defined(STM32L4) || defined(STM32L5)

#define OPAMP_POWERMODE_NORMAL                OPAMP_POWERMODE_NORMALPOWER

#elif defined(STM32G4)

#define OPAMP_POWERMODE_NORMAL                OPAMP_POWERMODE_NORMALSPEED

#endif


#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS


#if defined(STM32H7)

#define I2S_IT_TXE               I2S_IT_TXP

#define I2S_IT_RXNE              I2S_IT_RXP


#define I2S_FLAG_TXE             I2S_FLAG_TXP

#define I2S_FLAG_RXNE            I2S_FLAG_RXP

#endif


#if defined(STM32F7)

#define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL

#endif


/* Compact Flash-ATA registers description */

#define CF_DATA                       ATA_DATA

#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT

#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER

#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW

#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH

#define CF_CARD_HEAD                  ATA_CARD_HEAD

#define CF_STATUS_CMD                 ATA_STATUS_CMD

#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE

#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA


/* Compact Flash-ATA commands */

#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD

#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD

#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD

#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD


#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef

#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS

#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING

#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR

#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT


#define FORMAT_BIN                  RTC_FORMAT_BIN

#define FORMAT_BCD                  RTC_FORMAT_BCD


#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE

#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE

#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE

#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE


#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE

#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE

#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE

#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT

#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT


#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT

#define RTC_TIMESTAMPPIN_PA0   RTC_TIMESTAMPPIN_POS1

#define RTC_TIMESTAMPPIN_PI8   RTC_TIMESTAMPPIN_POS1

#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2


#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE

#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1

#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1


#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT

#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1

#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1


#if defined(STM32H5) || defined(STM32H7RS)

#define TAMP_SECRETDEVICE_ERASE_NONE        TAMP_DEVICESECRETS_ERASE_NONE

#define TAMP_SECRETDEVICE_ERASE_BKP_SRAM    TAMP_DEVICESECRETS_ERASE_BKPSRAM

#endif /* STM32H5 || STM32H7RS */


#if defined(STM32WBA)

#define TAMP_SECRETDEVICE_ERASE_NONE            TAMP_DEVICESECRETS_ERASE_NONE

#define TAMP_SECRETDEVICE_ERASE_SRAM2           TAMP_DEVICESECRETS_ERASE_SRAM2

#define TAMP_SECRETDEVICE_ERASE_RHUK            TAMP_DEVICESECRETS_ERASE_RHUK

#define TAMP_SECRETDEVICE_ERASE_ICACHE          TAMP_DEVICESECRETS_ERASE_ICACHE

#define TAMP_SECRETDEVICE_ERASE_SAES_AES_HASH   TAMP_DEVICESECRETS_ERASE_SAES_AES_HASH

#define TAMP_SECRETDEVICE_ERASE_PKA_SRAM        TAMP_DEVICESECRETS_ERASE_PKA_SRAM

#define TAMP_SECRETDEVICE_ERASE_ALL             TAMP_DEVICESECRETS_ERASE_ALL

#endif /* STM32WBA */


#if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS)

#define TAMP_SECRETDEVICE_ERASE_DISABLE     TAMP_DEVICESECRETS_ERASE_NONE

#define TAMP_SECRETDEVICE_ERASE_ENABLE      TAMP_SECRETDEVICE_ERASE_ALL

#endif /* STM32H5 || STM32WBA || STM32H7RS */


#if defined(STM32F7)

#define RTC_TAMPCR_TAMPXE          RTC_TAMPER_ENABLE_BITS_MASK

#define RTC_TAMPCR_TAMPXIE         RTC_TAMPER_IT_ENABLE_BITS_MASK

#endif /* STM32F7 */


#if defined(STM32H7)

#define RTC_TAMPCR_TAMPXE          RTC_TAMPER_X

#define RTC_TAMPCR_TAMPXIE         RTC_TAMPER_X_INTERRUPT

#endif /* STM32H7 */


#if defined(STM32F7) || defined(STM32H7) || defined(STM32L0)

#define RTC_TAMPER1_INTERRUPT      RTC_IT_TAMP1

#define RTC_TAMPER2_INTERRUPT      RTC_IT_TAMP2

#define RTC_TAMPER3_INTERRUPT      RTC_IT_TAMP3

#define RTC_ALL_TAMPER_INTERRUPT   RTC_IT_TAMP

#endif /* STM32F7 || STM32H7 || STM32L0 */


#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE

#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE


#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE

#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE

#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE

#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE


#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE

#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE


#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE

#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE


#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE

#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE

#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE

#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE

#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE

#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE

#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE

#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE

#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE

#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE

#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN


#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE

#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE


#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE

#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE


#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE

#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE


#if defined(STM32H7)


#define SPI_FLAG_TXE                    SPI_FLAG_TXP

#define SPI_FLAG_RXNE                   SPI_FLAG_RXP


#define SPI_IT_TXE                      SPI_IT_TXP

#define SPI_IT_RXNE                     SPI_IT_RXP


#define SPI_FRLVL_EMPTY                 SPI_RX_FIFO_0PACKET

#define SPI_FRLVL_QUARTER_FULL          SPI_RX_FIFO_1PACKET

#define SPI_FRLVL_HALF_FULL             SPI_RX_FIFO_2PACKET

#define SPI_FRLVL_FULL                  SPI_RX_FIFO_3PACKET


#endif /* STM32H7 */


#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK

#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK


#define TIM_DMABase_CR1                  TIM_DMABASE_CR1

#define TIM_DMABase_CR2                  TIM_DMABASE_CR2

#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR

#define TIM_DMABase_DIER                 TIM_DMABASE_DIER

#define TIM_DMABase_SR                   TIM_DMABASE_SR

#define TIM_DMABase_EGR                  TIM_DMABASE_EGR

#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1

#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2

#define TIM_DMABase_CCER                 TIM_DMABASE_CCER

#define TIM_DMABase_CNT                  TIM_DMABASE_CNT

#define TIM_DMABase_PSC                  TIM_DMABASE_PSC

#define TIM_DMABase_ARR                  TIM_DMABASE_ARR

#define TIM_DMABase_RCR                  TIM_DMABASE_RCR

#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1

#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2

#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3

#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4

#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR

#define TIM_DMABase_DCR                  TIM_DMABASE_DCR

#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR

#define TIM_DMABase_OR1                  TIM_DMABASE_OR1

#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3

#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5

#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6

#define TIM_DMABase_OR2                  TIM_DMABASE_OR2

#define TIM_DMABase_OR3                  TIM_DMABASE_OR3

#define TIM_DMABase_OR                   TIM_DMABASE_OR


#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE

#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1

#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2

#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3

#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4

#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM

#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER

#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK

#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2


#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER

#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS

#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS

#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS

#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS

#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS

#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS

#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS

#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS

#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS

#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS

#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS

#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS

#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS

#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS

#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS

#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS

#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS


#if defined(STM32L0)

#define TIM22_TI1_GPIO1   TIM22_TI1_GPIO

#define TIM22_TI1_GPIO2   TIM22_TI1_GPIO

#endif


#if defined(STM32F3)

#define IS_TIM_HALL_INTERFACE_INSTANCE   IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE

#endif


#if defined(STM32H7)

#define TIM_TIM1_ETR_COMP1_OUT        TIM_TIM1_ETR_COMP1

#define TIM_TIM1_ETR_COMP2_OUT        TIM_TIM1_ETR_COMP2

#define TIM_TIM8_ETR_COMP1_OUT        TIM_TIM8_ETR_COMP1

#define TIM_TIM8_ETR_COMP2_OUT        TIM_TIM8_ETR_COMP2

#define TIM_TIM2_ETR_COMP1_OUT        TIM_TIM2_ETR_COMP1

#define TIM_TIM2_ETR_COMP2_OUT        TIM_TIM2_ETR_COMP2

#define TIM_TIM3_ETR_COMP1_OUT        TIM_TIM3_ETR_COMP1

#define TIM_TIM1_TI1_COMP1_OUT        TIM_TIM1_TI1_COMP1

#define TIM_TIM8_TI1_COMP2_OUT        TIM_TIM8_TI1_COMP2

#define TIM_TIM2_TI4_COMP1_OUT        TIM_TIM2_TI4_COMP1

#define TIM_TIM2_TI4_COMP2_OUT        TIM_TIM2_TI4_COMP2

#define TIM_TIM2_TI4_COMP1COMP2_OUT   TIM_TIM2_TI4_COMP1_COMP2

#define TIM_TIM3_TI1_COMP1_OUT        TIM_TIM3_TI1_COMP1

#define TIM_TIM3_TI1_COMP2_OUT        TIM_TIM3_TI1_COMP2

#define TIM_TIM3_TI1_COMP1COMP2_OUT   TIM_TIM3_TI1_COMP1_COMP2

#endif


#if defined(STM32U5)

#define OCREF_CLEAR_SELECT_Pos       OCREF_CLEAR_SELECT_POS

#define OCREF_CLEAR_SELECT_Msk       OCREF_CLEAR_SELECT_MSK

#endif


#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING

#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING


#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE

#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE

#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE

#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE


#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE

#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE


#define __DIV_SAMPLING16                UART_DIV_SAMPLING16

#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16

#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16

#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16


#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8

#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8

#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8

#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8


#define __DIV_LPUART                    UART_DIV_LPUART


#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE

#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK


#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE

#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE


#define USARTNACK_ENABLED               USART_NACK_ENABLE

#define USARTNACK_DISABLED              USART_NACK_DISABLE


#define CFR_BASE                    WWDG_CFR_BASE


#define CAN_FilterFIFO0             CAN_FILTER_FIFO0

#define CAN_FilterFIFO1             CAN_FILTER_FIFO1

#define CAN_IT_RQCP0                CAN_IT_TME

#define CAN_IT_RQCP1                CAN_IT_TME

#define CAN_IT_RQCP2                CAN_IT_TME

#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE

#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE

#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)

#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)

#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)


#define VLAN_TAG                ETH_VLAN_TAG

#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD

#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD

#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD

#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK

#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK

#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK

#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK


#define ETH_MMCCR              0x00000100U

#define ETH_MMCRIR             0x00000104U

#define ETH_MMCTIR             0x00000108U

#define ETH_MMCRIMR            0x0000010CU

#define ETH_MMCTIMR            0x00000110U

#define ETH_MMCTGFSCCR         0x0000014CU

#define ETH_MMCTGFMSCCR        0x00000150U

#define ETH_MMCTGFCR           0x00000168U

#define ETH_MMCRFCECR          0x00000194U

#define ETH_MMCRFAECR          0x00000198U

#define ETH_MMCRGUFCR          0x000001C4U


#define ETH_MAC_TXFIFO_FULL                           0x02000000U  /* Tx FIFO full */

#define ETH_MAC_TXFIFONOT_EMPTY                       0x01000000U  /* Tx FIFO not empty */

#define ETH_MAC_TXFIFO_WRITE_ACTIVE                   0x00400000U  /* Tx FIFO write active */

#define ETH_MAC_TXFIFO_IDLE                           0x00000000U  /* Tx FIFO read status: Idle */

#define ETH_MAC_TXFIFO_READ                           0x00100000U  /* Tx FIFO read status: Read (transferring data to

                                                                      the MAC transmitter) */

#define ETH_MAC_TXFIFO_WAITING                        0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from

                                                                      MAC transmitter */

#define ETH_MAC_TXFIFO_WRITING                        0x00300000U  /* Tx FIFO read status: Writing the received TxStatus

                                                                      or flushing the TxFIFO */

#define ETH_MAC_TRANSMISSION_PAUSE                    0x00080000U  /* MAC transmitter in pause */

#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE          0x00000000U  /* MAC transmit frame controller: Idle */

#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING       0x00020000U  /* MAC transmit frame controller: Waiting for Status

                                                                   of previous frame or IFG/backoff period to be over */

#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U  /* MAC transmit frame controller: Generating and

                                                             transmitting a Pause control frame (in full duplex mode) */

#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING  0x00060000U  /* MAC transmit frame controller: Transferring input

                                                                      frame for transmission */

#define ETH_MAC_MII_TRANSMIT_ACTIVE           0x00010000U  /* MAC MII transmit engine active */

#define ETH_MAC_RXFIFO_EMPTY                  0x00000000U  /* Rx FIFO fill level: empty */

#define ETH_MAC_RXFIFO_BELOW_THRESHOLD        0x00000100U  /* Rx FIFO fill level: fill-level below flow-control

                                                              de-activate threshold */

#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD        0x00000200U  /* Rx FIFO fill level: fill-level above flow-control

                                                              activate threshold */

#define ETH_MAC_RXFIFO_FULL                   0x00000300U  /* Rx FIFO fill level: full */

#if defined(STM32F1)

#else

#define ETH_MAC_READCONTROLLER_IDLE           0x00000000U  /* Rx FIFO read controller IDLE state */

#define ETH_MAC_READCONTROLLER_READING_DATA   0x00000020U  /* Rx FIFO read controller Reading frame data */

#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U  /* Rx FIFO read controller Reading frame status

                                                             (or time-stamp) */

#endif

#define ETH_MAC_READCONTROLLER_FLUSHING       0x00000060U  /* Rx FIFO read controller Flushing the frame data and

                                                              status */

#define ETH_MAC_RXFIFO_WRITE_ACTIVE           0x00000010U  /* Rx FIFO write controller active */

#define ETH_MAC_SMALL_FIFO_NOTACTIVE          0x00000000U  /* MAC small FIFO read / write controllers not active */

#define ETH_MAC_SMALL_FIFO_READ_ACTIVE        0x00000002U  /* MAC small FIFO read controller active */

#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE       0x00000004U  /* MAC small FIFO write controller active */

#define ETH_MAC_SMALL_FIFO_RW_ACTIVE          0x00000006U  /* MAC small FIFO read / write controllers active */

#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   0x00000001U  /* MAC MII receive protocol engine active */


#define ETH_TxPacketConfig        ETH_TxPacketConfigTypeDef   /* Transmit Packet Configuration structure definition */


#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR

#define DCMI_IT_OVF             DCMI_IT_OVR

#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI

#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI


#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop

#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop

#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop


#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \

  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \

  || defined(STM32H7)

#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888

#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888

#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565

#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555

#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444


#define CM_ARGB8888             DMA2D_INPUT_ARGB8888

#define CM_RGB888               DMA2D_INPUT_RGB888

#define CM_RGB565               DMA2D_INPUT_RGB565

#define CM_ARGB1555             DMA2D_INPUT_ARGB1555

#define CM_ARGB4444             DMA2D_INPUT_ARGB4444

#define CM_L8                   DMA2D_INPUT_L8

#define CM_AL44                 DMA2D_INPUT_AL44

#define CM_AL88                 DMA2D_INPUT_AL88

#define CM_L4                   DMA2D_INPUT_L4

#define CM_A8                   DMA2D_INPUT_A8

#define CM_A4                   DMA2D_INPUT_A4

#endif  /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 */


#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \

  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \

  || defined(STM32H7) || defined(STM32U5)

#define HAL_DMA2D_DisableCLUT       HAL_DMA2D_CLUTLoading_Abort


#endif  /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 || STM32U5 */


/* Exported functions --------------------------------------------------------*/


#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback


#if defined(STM32U5)

#define HAL_DCACHE_CleanInvalidateByAddr     HAL_DCACHE_CleanInvalidByAddr

#define HAL_DCACHE_CleanInvalidateByAddr_IT  HAL_DCACHE_CleanInvalidByAddr_IT

#endif /* STM32U5 */


#if !defined(STM32F2)

#define HAL_HASHEx_IRQHandler   HAL_HASH_IRQHandler

#endif /* STM32F2 */

#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef

#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef

#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish

#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish

#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish

#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish


/*HASH Algorithm Selection*/


#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1

#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224

#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256

#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5


#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH

#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC


#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY

#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY


#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)


#define HAL_HASH_MD5_Accumulate                HAL_HASH_MD5_Accmlt

#define HAL_HASH_MD5_Accumulate_End            HAL_HASH_MD5_Accmlt_End

#define HAL_HASH_MD5_Accumulate_IT             HAL_HASH_MD5_Accmlt_IT

#define HAL_HASH_MD5_Accumulate_End_IT         HAL_HASH_MD5_Accmlt_End_IT


#define HAL_HASH_SHA1_Accumulate               HAL_HASH_SHA1_Accmlt

#define HAL_HASH_SHA1_Accumulate_End           HAL_HASH_SHA1_Accmlt_End

#define HAL_HASH_SHA1_Accumulate_IT            HAL_HASH_SHA1_Accmlt_IT

#define HAL_HASH_SHA1_Accumulate_End_IT        HAL_HASH_SHA1_Accmlt_End_IT


#define HAL_HASHEx_SHA224_Accumulate           HAL_HASHEx_SHA224_Accmlt

#define HAL_HASHEx_SHA224_Accumulate_End       HAL_HASHEx_SHA224_Accmlt_End

#define HAL_HASHEx_SHA224_Accumulate_IT        HAL_HASHEx_SHA224_Accmlt_IT

#define HAL_HASHEx_SHA224_Accumulate_End_IT    HAL_HASHEx_SHA224_Accmlt_End_IT


#define HAL_HASHEx_SHA256_Accumulate           HAL_HASHEx_SHA256_Accmlt

#define HAL_HASHEx_SHA256_Accumulate_End       HAL_HASHEx_SHA256_Accmlt_End

#define HAL_HASHEx_SHA256_Accumulate_IT        HAL_HASHEx_SHA256_Accmlt_IT

#define HAL_HASHEx_SHA256_Accumulate_End_IT    HAL_HASHEx_SHA256_Accmlt_End_IT


#endif  /* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */


#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode

#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode

#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode

#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode

#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode

#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode

#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd\

                                              )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : \

                                             HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))

#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect

#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())

#if defined(STM32L0)

#else

#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())

#endif

#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())

#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd\

                                              )==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : \

                                             HAL_ADCEx_DisableVREFINTTempSensor())

#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || \

    defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ)

#define HAL_EnableSRDomainDBGStopMode      HAL_EnableDomain3DBGStopMode

#define HAL_DisableSRDomainDBGStopMode     HAL_DisableDomain3DBGStopMode

#define HAL_EnableSRDomainDBGStandbyMode   HAL_EnableDomain3DBGStandbyMode

#define HAL_DisableSRDomainDBGStandbyMode  HAL_DisableDomain3DBGStandbyMode

#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ  || STM32H7B0xxQ */


#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram

#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown

#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown

#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock

#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock

#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase

#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program


#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter

#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter

#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter

#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter


#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) ((cmd == ENABLE)? \

                                                                HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): \

                                                                HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))


#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || \

    defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || \

    defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1)

#define HAL_I2C_Master_Sequential_Transmit_IT  HAL_I2C_Master_Seq_Transmit_IT

#define HAL_I2C_Master_Sequential_Receive_IT   HAL_I2C_Master_Seq_Receive_IT

#define HAL_I2C_Slave_Sequential_Transmit_IT   HAL_I2C_Slave_Seq_Transmit_IT

#define HAL_I2C_Slave_Sequential_Receive_IT    HAL_I2C_Slave_Seq_Receive_IT

#endif /* STM32H7 || STM32WB  || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 ||

          STM32L4 || STM32L5 || STM32G4 || STM32L1 */

#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || \

    defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1)

#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA

#define HAL_I2C_Master_Sequential_Receive_DMA  HAL_I2C_Master_Seq_Receive_DMA

#define HAL_I2C_Slave_Sequential_Transmit_DMA  HAL_I2C_Slave_Seq_Transmit_DMA

#define HAL_I2C_Slave_Sequential_Receive_DMA   HAL_I2C_Slave_Seq_Receive_DMA

#endif /* STM32H7 || STM32WB  || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */


#if defined(STM32F4)

#define HAL_FMPI2C_Master_Sequential_Transmit_IT  HAL_FMPI2C_Master_Seq_Transmit_IT

#define HAL_FMPI2C_Master_Sequential_Receive_IT   HAL_FMPI2C_Master_Seq_Receive_IT

#define HAL_FMPI2C_Slave_Sequential_Transmit_IT   HAL_FMPI2C_Slave_Seq_Transmit_IT

#define HAL_FMPI2C_Slave_Sequential_Receive_IT    HAL_FMPI2C_Slave_Seq_Receive_IT

#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA

#define HAL_FMPI2C_Master_Sequential_Receive_DMA  HAL_FMPI2C_Master_Seq_Receive_DMA

#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA  HAL_FMPI2C_Slave_Seq_Transmit_DMA

#define HAL_FMPI2C_Slave_Sequential_Receive_DMA   HAL_FMPI2C_Slave_Seq_Receive_DMA

#endif /* STM32F4 */


#if defined(STM32G0)

#define HAL_PWR_ConfigPVD                             HAL_PWREx_ConfigPVD

#define HAL_PWR_EnablePVD                             HAL_PWREx_EnablePVD

#define HAL_PWR_DisablePVD                            HAL_PWREx_DisablePVD

#define HAL_PWR_PVD_IRQHandler                        HAL_PWREx_PVD_IRQHandler

#endif

#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD

#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg

#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown

#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor

#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg

#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown

#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor

#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler

#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD

#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler

#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback

#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive

#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive

#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC

#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC

#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM


#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL

#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING

#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING

#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING

#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING

#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING

#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING


#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB

#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB

#define PMODE_BIT_NUMBER                              VOS_BIT_NUMBER

#define CR_PMODE_BB                                   CR_VOS_BB


#define DBP_BitNumber                                 DBP_BIT_NUMBER

#define PVDE_BitNumber                                PVDE_BIT_NUMBER

#define PMODE_BitNumber                               PMODE_BIT_NUMBER

#define EWUP_BitNumber                                EWUP_BIT_NUMBER

#define FPDS_BitNumber                                FPDS_BIT_NUMBER

#define ODEN_BitNumber                                ODEN_BIT_NUMBER

#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER

#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER

#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER

#define BRE_BitNumber                                 BRE_BIT_NUMBER


#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL


#if defined (STM32U5)

#define PWR_SRAM1_PAGE1_STOP_RETENTION                PWR_SRAM1_PAGE1_STOP

#define PWR_SRAM1_PAGE2_STOP_RETENTION                PWR_SRAM1_PAGE2_STOP

#define PWR_SRAM1_PAGE3_STOP_RETENTION                PWR_SRAM1_PAGE3_STOP

#define PWR_SRAM1_PAGE4_STOP_RETENTION                PWR_SRAM1_PAGE4_STOP

#define PWR_SRAM1_PAGE5_STOP_RETENTION                PWR_SRAM1_PAGE5_STOP

#define PWR_SRAM1_PAGE6_STOP_RETENTION                PWR_SRAM1_PAGE6_STOP

#define PWR_SRAM1_PAGE7_STOP_RETENTION                PWR_SRAM1_PAGE7_STOP

#define PWR_SRAM1_PAGE8_STOP_RETENTION                PWR_SRAM1_PAGE8_STOP

#define PWR_SRAM1_PAGE9_STOP_RETENTION                PWR_SRAM1_PAGE9_STOP

#define PWR_SRAM1_PAGE10_STOP_RETENTION               PWR_SRAM1_PAGE10_STOP

#define PWR_SRAM1_PAGE11_STOP_RETENTION               PWR_SRAM1_PAGE11_STOP

#define PWR_SRAM1_PAGE12_STOP_RETENTION               PWR_SRAM1_PAGE12_STOP

#define PWR_SRAM1_FULL_STOP_RETENTION                 PWR_SRAM1_FULL_STOP


#define PWR_SRAM2_PAGE1_STOP_RETENTION                PWR_SRAM2_PAGE1_STOP

#define PWR_SRAM2_PAGE2_STOP_RETENTION                PWR_SRAM2_PAGE2_STOP

#define PWR_SRAM2_FULL_STOP_RETENTION                 PWR_SRAM2_FULL_STOP


#define PWR_SRAM3_PAGE1_STOP_RETENTION                PWR_SRAM3_PAGE1_STOP

#define PWR_SRAM3_PAGE2_STOP_RETENTION                PWR_SRAM3_PAGE2_STOP

#define PWR_SRAM3_PAGE3_STOP_RETENTION                PWR_SRAM3_PAGE3_STOP

#define PWR_SRAM3_PAGE4_STOP_RETENTION                PWR_SRAM3_PAGE4_STOP

#define PWR_SRAM3_PAGE5_STOP_RETENTION                PWR_SRAM3_PAGE5_STOP

#define PWR_SRAM3_PAGE6_STOP_RETENTION                PWR_SRAM3_PAGE6_STOP

#define PWR_SRAM3_PAGE7_STOP_RETENTION                PWR_SRAM3_PAGE7_STOP

#define PWR_SRAM3_PAGE8_STOP_RETENTION                PWR_SRAM3_PAGE8_STOP

#define PWR_SRAM3_PAGE9_STOP_RETENTION                PWR_SRAM3_PAGE9_STOP

#define PWR_SRAM3_PAGE10_STOP_RETENTION               PWR_SRAM3_PAGE10_STOP

#define PWR_SRAM3_PAGE11_STOP_RETENTION               PWR_SRAM3_PAGE11_STOP

#define PWR_SRAM3_PAGE12_STOP_RETENTION               PWR_SRAM3_PAGE12_STOP

#define PWR_SRAM3_PAGE13_STOP_RETENTION               PWR_SRAM3_PAGE13_STOP

#define PWR_SRAM3_FULL_STOP_RETENTION                 PWR_SRAM3_FULL_STOP


#define PWR_SRAM4_FULL_STOP_RETENTION                 PWR_SRAM4_FULL_STOP


#define PWR_SRAM5_PAGE1_STOP_RETENTION                PWR_SRAM5_PAGE1_STOP

#define PWR_SRAM5_PAGE2_STOP_RETENTION                PWR_SRAM5_PAGE2_STOP

#define PWR_SRAM5_PAGE3_STOP_RETENTION                PWR_SRAM5_PAGE3_STOP

#define PWR_SRAM5_PAGE4_STOP_RETENTION                PWR_SRAM5_PAGE4_STOP

#define PWR_SRAM5_PAGE5_STOP_RETENTION                PWR_SRAM5_PAGE5_STOP

#define PWR_SRAM5_PAGE6_STOP_RETENTION                PWR_SRAM5_PAGE6_STOP

#define PWR_SRAM5_PAGE7_STOP_RETENTION                PWR_SRAM5_PAGE7_STOP

#define PWR_SRAM5_PAGE8_STOP_RETENTION                PWR_SRAM5_PAGE8_STOP

#define PWR_SRAM5_PAGE9_STOP_RETENTION                PWR_SRAM5_PAGE9_STOP

#define PWR_SRAM5_PAGE10_STOP_RETENTION               PWR_SRAM5_PAGE10_STOP

#define PWR_SRAM5_PAGE11_STOP_RETENTION               PWR_SRAM5_PAGE11_STOP

#define PWR_SRAM5_PAGE12_STOP_RETENTION               PWR_SRAM5_PAGE12_STOP

#define PWR_SRAM5_PAGE13_STOP_RETENTION               PWR_SRAM5_PAGE13_STOP

#define PWR_SRAM5_FULL_STOP_RETENTION                 PWR_SRAM5_FULL_STOP


#define PWR_SRAM6_PAGE1_STOP_RETENTION                PWR_SRAM6_PAGE1_STOP

#define PWR_SRAM6_PAGE2_STOP_RETENTION                PWR_SRAM6_PAGE2_STOP

#define PWR_SRAM6_PAGE3_STOP_RETENTION                PWR_SRAM6_PAGE3_STOP

#define PWR_SRAM6_PAGE4_STOP_RETENTION                PWR_SRAM6_PAGE4_STOP

#define PWR_SRAM6_PAGE5_STOP_RETENTION                PWR_SRAM6_PAGE5_STOP

#define PWR_SRAM6_PAGE6_STOP_RETENTION                PWR_SRAM6_PAGE6_STOP

#define PWR_SRAM6_PAGE7_STOP_RETENTION                PWR_SRAM6_PAGE7_STOP

#define PWR_SRAM6_PAGE8_STOP_RETENTION                PWR_SRAM6_PAGE8_STOP

#define PWR_SRAM6_FULL_STOP_RETENTION                 PWR_SRAM6_FULL_STOP


#define PWR_ICACHE_FULL_STOP_RETENTION                PWR_ICACHE_FULL_STOP

#define PWR_DCACHE1_FULL_STOP_RETENTION               PWR_DCACHE1_FULL_STOP

#define PWR_DCACHE2_FULL_STOP_RETENTION               PWR_DCACHE2_FULL_STOP

#define PWR_DMA2DRAM_FULL_STOP_RETENTION              PWR_DMA2DRAM_FULL_STOP

#define PWR_PERIPHRAM_FULL_STOP_RETENTION             PWR_PERIPHRAM_FULL_STOP

#define PWR_PKA32RAM_FULL_STOP_RETENTION              PWR_PKA32RAM_FULL_STOP

#define PWR_GRAPHICPRAM_FULL_STOP_RETENTION           PWR_GRAPHICPRAM_FULL_STOP

#define PWR_DSIRAM_FULL_STOP_RETENTION                PWR_DSIRAM_FULL_STOP

#define PWR_JPEGRAM_FULL_STOP_RETENTION               PWR_JPEGRAM_FULL_STOP


#define PWR_SRAM2_PAGE1_STANDBY_RETENTION             PWR_SRAM2_PAGE1_STANDBY

#define PWR_SRAM2_PAGE2_STANDBY_RETENTION             PWR_SRAM2_PAGE2_STANDBY

#define PWR_SRAM2_FULL_STANDBY_RETENTION              PWR_SRAM2_FULL_STANDBY


#define PWR_SRAM1_FULL_RUN_RETENTION                  PWR_SRAM1_FULL_RUN

#define PWR_SRAM2_FULL_RUN_RETENTION                  PWR_SRAM2_FULL_RUN

#define PWR_SRAM3_FULL_RUN_RETENTION                  PWR_SRAM3_FULL_RUN

#define PWR_SRAM4_FULL_RUN_RETENTION                  PWR_SRAM4_FULL_RUN

#define PWR_SRAM5_FULL_RUN_RETENTION                  PWR_SRAM5_FULL_RUN

#define PWR_SRAM6_FULL_RUN_RETENTION                  PWR_SRAM6_FULL_RUN


#define PWR_ALL_RAM_RUN_RETENTION_MASK                PWR_ALL_RAM_RUN_MASK

#endif


#if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS)

#define HAL_RTCEx_SetBoothardwareKey            HAL_RTCEx_LockBootHardwareKey

#define HAL_RTCEx_BKUPBlock_Enable              HAL_RTCEx_BKUPBlock

#define HAL_RTCEx_BKUPBlock_Disable             HAL_RTCEx_BKUPUnblock

#define HAL_RTCEx_Erase_SecretDev_Conf          HAL_RTCEx_ConfigEraseDeviceSecrets

#endif /* STM32H5 || STM32WBA || STM32H7RS */


#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT

#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback

#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback


#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo


#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt

#define HAL_TIM_DMAError                                TIM_DMAError

#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt

#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt

#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || \

    defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4)

#define HAL_TIM_SlaveConfigSynchronization              HAL_TIM_SlaveConfigSynchro

#define HAL_TIM_SlaveConfigSynchronization_IT           HAL_TIM_SlaveConfigSynchro_IT

#define HAL_TIMEx_CommutationCallback                   HAL_TIMEx_CommutCallback

#define HAL_TIMEx_ConfigCommutationEvent                HAL_TIMEx_ConfigCommutEvent

#define HAL_TIMEx_ConfigCommutationEvent_IT             HAL_TIMEx_ConfigCommutEvent_IT

#define HAL_TIMEx_ConfigCommutationEvent_DMA            HAL_TIMEx_ConfigCommutEvent_DMA

#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */


#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback


#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback

#define HAL_LTDC_Relaod           HAL_LTDC_Reload

#define HAL_LTDC_StructInitFromVideoConfig  HAL_LTDCEx_StructInitFromVideoConfig

#define HAL_LTDC_StructInitFromAdaptedCommandConfig  HAL_LTDCEx_StructInitFromAdaptedCommandConfig


/* Exported macros ------------------------------------------------------------*/


#define AES_IT_CC                      CRYP_IT_CC

#define AES_IT_ERR                     CRYP_IT_ERR

#define AES_FLAG_CCF                   CRYP_FLAG_CCF


#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE

#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH

#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH

#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM

#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC

#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM

#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC

#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI

#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK

#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG

#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG

#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE

#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE

#define __HAL_SYSCFG_SRAM2_WRP_ENABLE         __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE


#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY

#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48

#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS

#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER

#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER


#define __ADC_ENABLE                                     __HAL_ADC_ENABLE

#define __ADC_DISABLE                                    __HAL_ADC_DISABLE

#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS

#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS

#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE

#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE

#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR

#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED

#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED

#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR

#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED

#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING

#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE


#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION

#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK

#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT

#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR

#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION

#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE

#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS

#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS

#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM

#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT

#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS

#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN

#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ

#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET

#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET

#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL

#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL

#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET

#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET

#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD


#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION

#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION

#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION

#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER

#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI

#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE

#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE

#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER

#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER

#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE


#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT

#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT

#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL

#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM

#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET

#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE

#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE

#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER


#define __HAL_ADC_SQR1                                   ADC_SQR1

#define __HAL_ADC_SMPR1                                  ADC_SMPR1

#define __HAL_ADC_SMPR2                                  ADC_SMPR2

#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK

#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK

#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK

#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS

#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS

#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV

#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection

#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq

#define __HAL_ADC_JSQR                                   ADC_JSQR


#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL

#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS

#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF

#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT

#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS

#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN

#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR

#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ


#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT

#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT

#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT

#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE


#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1

#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1

#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2

#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2

#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3

#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3

#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4

#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4

#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5

#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5

#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6

#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6

#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7

#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7

#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8

#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8


#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9

#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9

#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10

#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10

#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11

#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11

#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12

#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12

#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13

#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13

#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14

#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14

#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2

#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2


#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15

#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15

#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16

#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16

#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17

#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17

#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC

#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC

#if defined(STM32H7)

#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1

#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1

#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1

#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1

#else

#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG

#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG

#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG

#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG

#endif /* STM32H7 */

#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT

#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT

#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT

#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT

#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT

#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT

#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1

#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1

#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1

#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1

#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2

#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2


#if defined(STM32F3)

#define COMP_START                                       __HAL_COMP_ENABLE

#define COMP_STOP                                        __HAL_COMP_DISABLE

#define COMP_LOCK                                        __HAL_COMP_LOCK


#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || \

    defined(STM32F334x8) || defined(STM32F328xx)

#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \

                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())

#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \

                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())

#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \

                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())

#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \

                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())

#endif

#if defined(STM32F302xE) || defined(STM32F302xC)

#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \

                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())

#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \

                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())

#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \

                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())

#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \

                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())

#endif

#if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)

#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \

                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())

#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \

                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \

                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())

#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \

                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())

#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \

                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \

                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())

#endif

#if defined(STM32F373xC) ||defined(STM32F378xx)

#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \

                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())

#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \

                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())

#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \

                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())

#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \

                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())

#endif

#else

#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \

                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())

#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \

                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())

#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \

                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())

#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \

                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())

#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \

                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())

#endif


#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE


#if defined(STM32L0) || defined(STM32L4)

/* Note: On these STM32 families, the only argument of this macro             */

/*       is COMP_FLAG_LOCK.                                                   */

/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */

/*       argument.                                                            */

#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))

#endif


#if defined(STM32L0) || defined(STM32L4)

#define HAL_COMP_Start_IT       HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is

                                                  done into HAL_COMP_Init() */

#define HAL_COMP_Stop_IT        HAL_COMP_Stop  /* Function considered as legacy as EXTI event or IT configuration is

                                                  done into HAL_COMP_Init() */

#endif


#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \

                           ((WAVE) == DAC_WAVE_NOISE)|| \

                           ((WAVE) == DAC_WAVE_TRIANGLE))


#define IS_WRPAREA          IS_OB_WRPAREA

#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM

#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM

#define IS_TYPEERASE        IS_FLASH_TYPEERASE

#define IS_NBSECTORS        IS_FLASH_NBSECTORS

#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE


#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2

#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START

#if defined(STM32F1)

#define __HAL_I2C_FREQ_RANGE            I2C_FREQRANGE

#else

#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE

#endif /* STM32F1 */

#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME

#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD

#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST

#define __HAL_I2C_SPEED                 I2C_SPEED

#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE

#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ

#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS

#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE

#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ

#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB

#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB

#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE


#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE

#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT


#if defined(STM32H7)

#define __HAL_I2S_CLEAR_FREFLAG       __HAL_I2S_CLEAR_TIFREFLAG

#endif


#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE

#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE


#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE

#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION

#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE

#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION


#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE


#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS

#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS


#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT

#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT

#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE


#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD

#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX

#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX

#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX

#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX

#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L

#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H

#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM

#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES

#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX

#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT

#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION

#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET


#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT

#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT

#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE

#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE

#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE

#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE

#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE

#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE

#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE

#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE

#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE

#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE

#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine

#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine

#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig

#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig

#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \

                                                                      __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \

                                                                    } while(0)

#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT

#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT

#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE

#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE

#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE

#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE

#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE

#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE

#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2(); \

                                                                      HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); \

                                                                    } while(0)

#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2(); \

                                                                      HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); \

                                                                    } while(0)

#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention

#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention

#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2

#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2

#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE

#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE

#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB

#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB


#if defined (STM32F4)

#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()

#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()

#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()

#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()

#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()

#else

#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG

#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT

#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT

#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT

#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG

#endif /* STM32F4 */


#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI

#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI


#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback

#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? \

                                        HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())


#define __ADC_CLK_DISABLE          __HAL_RCC_ADC_CLK_DISABLE

#define __ADC_CLK_ENABLE           __HAL_RCC_ADC_CLK_ENABLE

#define __ADC_CLK_SLEEP_DISABLE    __HAL_RCC_ADC_CLK_SLEEP_DISABLE

#define __ADC_CLK_SLEEP_ENABLE     __HAL_RCC_ADC_CLK_SLEEP_ENABLE

#define __ADC_FORCE_RESET          __HAL_RCC_ADC_FORCE_RESET

#define __ADC_RELEASE_RESET        __HAL_RCC_ADC_RELEASE_RESET

#define __ADC1_CLK_DISABLE         __HAL_RCC_ADC1_CLK_DISABLE

#define __ADC1_CLK_ENABLE          __HAL_RCC_ADC1_CLK_ENABLE

#define __ADC1_FORCE_RESET         __HAL_RCC_ADC1_FORCE_RESET

#define __ADC1_RELEASE_RESET       __HAL_RCC_ADC1_RELEASE_RESET

#define __ADC1_CLK_SLEEP_ENABLE    __HAL_RCC_ADC1_CLK_SLEEP_ENABLE

#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE

#define __ADC2_CLK_DISABLE         __HAL_RCC_ADC2_CLK_DISABLE

#define __ADC2_CLK_ENABLE          __HAL_RCC_ADC2_CLK_ENABLE

#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET

#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET

#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE

#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE

#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET

#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET

#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE

#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE

#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE

#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE

#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET

#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET

#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE

#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE

#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE

#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE

#define __CRYP_FORCE_RESET       __HAL_RCC_CRYP_FORCE_RESET

#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET

#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE

#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE

#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET

#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET

#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET

#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET

#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET

#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET

#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET

#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET

#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET

#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET

#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET

#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET

#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET

#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET

#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE

#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE

#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET

#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET

#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE

#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE

#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE

#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE

#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET

#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET

#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE

#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE

#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET

#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET

#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE

#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE

#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET

#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET

#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE

#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE

#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE

#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE

#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET

#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET

#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE

#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE

#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET

#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET

#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE

#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE

#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE

#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE

#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET

#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET

#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE

#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE

#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET

#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET

#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE

#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE

#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE

#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE

#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET

#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET

#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE

#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE

#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET

#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET

#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE

#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE

#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE

#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE

#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET

#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET

#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE

#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE

#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE

#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE

#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET

#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET

#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE

#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE

#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE

#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE

#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET

#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET

#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE

#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE

#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET

#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET

#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE

#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE

#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE

#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE

#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE

#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE

#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE

#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE

#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE

#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE

#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET

#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET

#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE

#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE

#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET

#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET

#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE

#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE

#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE

#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE

#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE

#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE

#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET

#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET

#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE

#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE

#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE

#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE

#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE

#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE

#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET

#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET

#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE

#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE

#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE

#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE

#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET

#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET

#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE

#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE

#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE

#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE

#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET

#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET

#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE

#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE

#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE

#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE

#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET

#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET

#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE

#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE

#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE

#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE

#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET

#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET

#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE

#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE

#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE

#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE

#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET

#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET

#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE

#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE

#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE

#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE

#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET

#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET

#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE

#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE

#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE

#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE

#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET

#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET

#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE

#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE

#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE

#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE

#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET

#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET

#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE

#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE

#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE

#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE

#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET

#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET

#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE

#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE

#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE

#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE

#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET

#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET

#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE

#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE

#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE

#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE

#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET

#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET

#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE

#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE

#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE

#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE

#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET

#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET

#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE

#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE

#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE

#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE

#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET

#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET

#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE

#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE

#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE

#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE

#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET

#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET

#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE

#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE

#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE

#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE

#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET

#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET

#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE

#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE

#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE

#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE

#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET

#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET

#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE

#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE

#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE

#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE

#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET

#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET

#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE

#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE

#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE

#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE

#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET

#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET


#if defined(STM32WB)

#define __HAL_RCC_QSPI_CLK_DISABLE            __HAL_RCC_QUADSPI_CLK_DISABLE

#define __HAL_RCC_QSPI_CLK_ENABLE             __HAL_RCC_QUADSPI_CLK_ENABLE

#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE      __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE

#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE       __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE

#define __HAL_RCC_QSPI_FORCE_RESET            __HAL_RCC_QUADSPI_FORCE_RESET

#define __HAL_RCC_QSPI_RELEASE_RESET          __HAL_RCC_QUADSPI_RELEASE_RESET

#define __HAL_RCC_QSPI_IS_CLK_ENABLED         __HAL_RCC_QUADSPI_IS_CLK_ENABLED

#define __HAL_RCC_QSPI_IS_CLK_DISABLED        __HAL_RCC_QUADSPI_IS_CLK_DISABLED

#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED   __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED

#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED  __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED

#define QSPI_IRQHandler QUADSPI_IRQHandler

#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */


#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE

#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE

#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE

#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE

#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET

#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET

#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE

#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE

#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE

#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE

#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET

#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET

#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE

#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE

#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE

#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE

#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET

#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET

#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE

#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE

#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE

#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE

#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE

#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE

#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET

#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET

#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE

#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE

#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE

#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE

#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET

#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET

#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE

#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE

#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE

#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE

#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET

#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET

#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE

#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE

#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE

#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE

#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET

#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET

#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE

#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE

#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE

#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE

#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE

#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE

#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE

#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE

#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE

#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE

#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET

#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET

#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE

#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE

#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE

#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE

#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET

#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET

#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE

#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE

#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE

#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE

#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET

#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET

#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE

#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE

#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET

#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET

#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE

#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE

#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET

#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET

#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE

#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE

#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET

#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET

#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE

#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE

#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET

#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET

#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE

#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE

#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET

#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET

#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE

#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE

#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE

#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE

#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET

#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET

#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE

#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE

#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE

#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE

#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET

#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET

#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE

#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE

#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE

#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE

#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET

#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET

#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE

#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE

#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE

#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE

#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET

#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET

#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE

#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE

#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE

#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE

#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET

#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET

#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE

#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE

#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE

#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE

#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET

#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET

#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE

#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE

#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE

#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE

#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET

#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET

#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE

#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE

#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE

#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE

#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET

#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET

#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE

#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE

#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE

#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE

#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET

#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET

#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE

#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE

#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE

#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE

#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET

#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET

#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE

#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE

#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET

#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET

#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE

#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE

#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE

#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE

#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET

#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET

#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE

#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE

#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE

#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE

#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET

#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET

#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE

#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE

#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE

#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE

#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET

#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET

#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE

#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE

#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE

#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE

#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET

#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET

#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE

#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE

#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE

#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE

#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET

#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET

#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE

#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE

#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE

#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE

#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET

#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET

#define __USART4_CLK_DISABLE        __HAL_RCC_UART4_CLK_DISABLE

#define __USART4_CLK_ENABLE         __HAL_RCC_UART4_CLK_ENABLE

#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE

#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_UART4_CLK_SLEEP_DISABLE

#define __USART4_FORCE_RESET        __HAL_RCC_UART4_FORCE_RESET

#define __USART4_RELEASE_RESET      __HAL_RCC_UART4_RELEASE_RESET

#define __USART5_CLK_DISABLE        __HAL_RCC_UART5_CLK_DISABLE

#define __USART5_CLK_ENABLE         __HAL_RCC_UART5_CLK_ENABLE

#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE

#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_UART5_CLK_SLEEP_DISABLE

#define __USART5_FORCE_RESET        __HAL_RCC_UART5_FORCE_RESET

#define __USART5_RELEASE_RESET      __HAL_RCC_UART5_RELEASE_RESET

#define __USART7_CLK_DISABLE        __HAL_RCC_UART7_CLK_DISABLE

#define __USART7_CLK_ENABLE         __HAL_RCC_UART7_CLK_ENABLE

#define __USART7_FORCE_RESET        __HAL_RCC_UART7_FORCE_RESET

#define __USART7_RELEASE_RESET      __HAL_RCC_UART7_RELEASE_RESET

#define __USART8_CLK_DISABLE        __HAL_RCC_UART8_CLK_DISABLE

#define __USART8_CLK_ENABLE         __HAL_RCC_UART8_CLK_ENABLE

#define __USART8_FORCE_RESET        __HAL_RCC_UART8_FORCE_RESET

#define __USART8_RELEASE_RESET      __HAL_RCC_UART8_RELEASE_RESET

#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE

#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE

#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET

#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE

#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE

#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE

#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE

#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET


#if defined(STM32H7)

#define __HAL_RCC_WWDG_CLK_DISABLE   __HAL_RCC_WWDG1_CLK_DISABLE

#define __HAL_RCC_WWDG_CLK_ENABLE   __HAL_RCC_WWDG1_CLK_ENABLE

#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE  __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE

#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE  __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE


#define __HAL_RCC_WWDG_FORCE_RESET    ((void)0U)  /* Not available on the STM32H7*/

#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/


#define  __HAL_RCC_WWDG_IS_CLK_ENABLED    __HAL_RCC_WWDG1_IS_CLK_ENABLED

#define  __HAL_RCC_WWDG_IS_CLK_DISABLED  __HAL_RCC_WWDG1_IS_CLK_DISABLED

#define  RCC_SPI4CLKSOURCE_D2PCLK1       RCC_SPI4CLKSOURCE_D2PCLK2

#define  RCC_SPI5CLKSOURCE_D2PCLK1       RCC_SPI5CLKSOURCE_D2PCLK2

#define  RCC_SPI45CLKSOURCE_D2PCLK1      RCC_SPI45CLKSOURCE_D2PCLK2

#define  RCC_SPI45CLKSOURCE_CDPCLK1      RCC_SPI45CLKSOURCE_CDPCLK2

#define  RCC_SPI45CLKSOURCE_PCLK1        RCC_SPI45CLKSOURCE_PCLK2

#endif


#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE

#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE

#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE

#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE

#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET

#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET


#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE

#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE

#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET

#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET

#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE

#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE

#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE

#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE

#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET

#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET

#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE

#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE

#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE

#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE

#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE

#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE

#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET

#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET

#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE

#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE


#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET

#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET

#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE

#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE

#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE

#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE

#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE

#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE

#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE

#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE

#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE

#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE

#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE

#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE

#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE

#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE

#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE

#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE

#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE

#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET

#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET

#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE

#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE

#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE

#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE

#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE

#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET

#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET

#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE

#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE

#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE

#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE

#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET

#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET

#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE

#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE

#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE

#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE

#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET

#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET

#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE

#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE

#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE

#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE

#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE

#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE

#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE

#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE

#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE

#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE

#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE

#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE

#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE

#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE

#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE

#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE

#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE

#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE

#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE

#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE

#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE

#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET

#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET

#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE

#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE

#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE

#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE

#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET

#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET

#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE

#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE

#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE

#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE

#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET

#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET

#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE

#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE

#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE

#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE

#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET

#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET

#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE

#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE

#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE

#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE

#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET

#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE

#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE

#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE

#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE

#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE

#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE

#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET

#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET

#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE

#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE

#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE

#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE

#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET

#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET

#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE

#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE

#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE

#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE

#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET

#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET

#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE

#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE

#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE

#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE

#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET

#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET

#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE

#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE

#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE

#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE

#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED

#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED

#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET

#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET

#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE

#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE

#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED

#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED

#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE

#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE

#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE

#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE

#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE

#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE

#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE

#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE

#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE

#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET

#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET

#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE

#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE

#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET

#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET

#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE

#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE

#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE

#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE

#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET

#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET

#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE

#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


/* alias define maintained for legacy */

#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET

#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET


#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE

#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE

#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE

#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE

#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE

#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE

#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE

#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE

#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE

#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE

#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE

#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE

#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE

#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE

#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE

#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE

#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE

#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE

#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE

#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE


#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET

#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET

#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET

#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET

#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET

#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET

#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET

#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET

#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET

#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET

#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET

#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET

#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET

#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET

#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET

#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET

#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET

#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET

#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET

#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET


#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED

#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED

#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED

#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED

#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED

#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED

#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED

#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED

#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED

#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED

#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED

#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED

#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED

#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED

#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED

#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED

#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED

#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED

#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED

#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED

#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED

#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED

#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED

#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED

#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED

#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED

#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED

#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED

#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED

#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED

#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED

#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED

#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED

#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED

#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED

#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED

#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED

#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED

#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED

#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED

#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED

#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED

#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED

#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED

#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED

#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED

#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED

#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED

#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED

#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED

#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED

#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED

#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED

#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED

#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED

#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED

#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED

#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED

#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED

#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED

#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED

#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED

#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED

#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED

#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED

#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED

#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED

#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED

#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED

#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED

#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED

#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED

#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED

#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED

#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED

#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED

#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED

#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED

#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED

#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED

#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED

#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED

#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED

#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED

#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED

#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED

#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED

#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED

#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED

#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED

#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED

#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED

#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED

#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED

#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED

#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED

#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED

#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED

#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED

#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED

#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED

#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED

#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED

#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED

#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED

#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED

#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED

#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED

#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED

#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED

#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED

#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED

#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED

#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED

#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED

#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED


#if defined(STM32L1)

#define __HAL_RCC_CRYP_CLK_DISABLE         __HAL_RCC_AES_CLK_DISABLE

#define __HAL_RCC_CRYP_CLK_ENABLE          __HAL_RCC_AES_CLK_ENABLE

#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE   __HAL_RCC_AES_CLK_SLEEP_DISABLE

#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE    __HAL_RCC_AES_CLK_SLEEP_ENABLE

#define __HAL_RCC_CRYP_FORCE_RESET         __HAL_RCC_AES_FORCE_RESET

#define __HAL_RCC_CRYP_RELEASE_RESET       __HAL_RCC_AES_RELEASE_RESET

#endif /* STM32L1 */


#if defined(STM32F4)

#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET

#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET

#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE

#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE

#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE

#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE

#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED

#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED

#define Sdmmc1ClockSelection               SdioClockSelection

#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO

#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48

#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK

#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG

#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE

#endif


#if defined(STM32F7) || defined(STM32L4)

#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET

#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET

#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE

#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE

#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE

#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE

#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED

#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED

#define SdioClockSelection                 Sdmmc1ClockSelection

#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1

#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG

#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE

#endif


#if defined(STM32F7)

#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48

#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK

#endif


#if defined(STM32H7)

#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()              __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()

#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()         __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()

#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()             __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()

#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()        __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()

#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()             __HAL_RCC_USB1_OTG_HS_FORCE_RESET()

#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()           __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()

#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()        __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()

#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()   __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()

#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()       __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()

#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()  __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()


#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()             __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()

#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()        __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()

#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()            __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()

#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()       __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()

#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()            __HAL_RCC_USB2_OTG_FS_FORCE_RESET()

#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()          __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()

#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()       __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()

#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()  __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()

#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()      __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()

#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()

#endif


#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG

#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG


#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE


#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE

#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE

#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK

#define IS_RCC_HCLK_DIV             IS_RCC_PCLK

#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK


#define RCC_IT_HSI14                RCC_IT_HSI14RDY


#define RCC_IT_CSSLSE               RCC_IT_LSECSS

#define RCC_IT_CSSHSE               RCC_IT_CSS


#define RCC_PLLMUL_3                RCC_PLL_MUL3

#define RCC_PLLMUL_4                RCC_PLL_MUL4

#define RCC_PLLMUL_6                RCC_PLL_MUL6

#define RCC_PLLMUL_8                RCC_PLL_MUL8

#define RCC_PLLMUL_12               RCC_PLL_MUL12

#define RCC_PLLMUL_16               RCC_PLL_MUL16

#define RCC_PLLMUL_24               RCC_PLL_MUL24

#define RCC_PLLMUL_32               RCC_PLL_MUL32

#define RCC_PLLMUL_48               RCC_PLL_MUL48


#define RCC_PLLDIV_2                RCC_PLL_DIV2

#define RCC_PLLDIV_3                RCC_PLL_DIV3

#define RCC_PLLDIV_4                RCC_PLL_DIV4


#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE

#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG

#define RCC_MCO_NODIV               RCC_MCODIV_1

#define RCC_MCO_DIV1                RCC_MCODIV_1

#define RCC_MCO_DIV2                RCC_MCODIV_2

#define RCC_MCO_DIV4                RCC_MCODIV_4

#define RCC_MCO_DIV8                RCC_MCODIV_8

#define RCC_MCO_DIV16               RCC_MCODIV_16

#define RCC_MCO_DIV32               RCC_MCODIV_32

#define RCC_MCO_DIV64               RCC_MCODIV_64

#define RCC_MCO_DIV128              RCC_MCODIV_128

#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK

#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI

#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE

#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK

#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI

#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14

#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48

#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE

#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK

#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK

#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2


#if defined(STM32U0)

#define RCC_SYSCLKSOURCE_STATUS_PLLR   RCC_SYSCLKSOURCE_STATUS_PLLCLK

#endif


#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || \

    defined(STM32WL) || defined(STM32C0) || defined(STM32H7RS) || defined(STM32U0)

#define RCC_RTCCLKSOURCE_NO_CLK     RCC_RTCCLKSOURCE_NONE

#else

#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK

#endif


#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1

#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL

#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI

#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL

#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL

#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5

#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2

#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3


#define HSION_BitNumber        RCC_HSION_BIT_NUMBER

#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER

#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER

#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER

#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER

#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER

#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER

#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER

#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER

#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER

#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER

#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER

#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER

#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER

#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER

#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER

#define LSION_BitNumber        RCC_LSION_BIT_NUMBER

#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER

#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER

#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER

#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER

#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER

#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER

#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER

#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER

#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER

#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS

#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS

#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS

#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS

#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE

#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE


#define CR_HSION_BB            RCC_CR_HSION_BB

#define CR_CSSON_BB            RCC_CR_CSSON_BB

#define CR_PLLON_BB            RCC_CR_PLLON_BB

#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB

#define CR_MSION_BB            RCC_CR_MSION_BB

#define CSR_LSION_BB           RCC_CSR_LSION_BB

#define CSR_LSEON_BB           RCC_CSR_LSEON_BB

#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB

#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB

#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB

#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB

#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB

#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB

#define CR_HSEON_BB            RCC_CR_HSEON_BB

#define CSR_RMVF_BB            RCC_CSR_RMVF_BB

#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB

#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB


#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE

#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE

#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE

#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE

#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE


#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT


#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN

#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF


#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48

#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ

#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP

#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ

#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE

#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48


#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE

#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE

#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED

#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED

#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET

#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET

#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE

#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE

#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED

#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED

#define DfsdmClockSelection         Dfsdm1ClockSelection

#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1

#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK2

#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK

#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG

#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE

#define RCC_DFSDM1CLKSOURCE_PCLK    RCC_DFSDM1CLKSOURCE_PCLK2

#define RCC_SWPMI1CLKSOURCE_PCLK    RCC_SWPMI1CLKSOURCE_PCLK1

#if !defined(STM32U0)

#define RCC_LPTIM1CLKSOURCE_PCLK    RCC_LPTIM1CLKSOURCE_PCLK1

#define RCC_LPTIM2CLKSOURCE_PCLK    RCC_LPTIM2CLKSOURCE_PCLK1

#endif


#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM1AUDIOCLKSOURCE_I2S1

#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM1AUDIOCLKSOURCE_I2S2

#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM2AUDIOCLKSOURCE_I2S1

#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM2AUDIOCLKSOURCE_I2S2

#define RCC_DFSDM1CLKSOURCE_APB2            RCC_DFSDM1CLKSOURCE_PCLK2

#define RCC_DFSDM2CLKSOURCE_APB2            RCC_DFSDM2CLKSOURCE_PCLK2

#define RCC_FMPI2C1CLKSOURCE_APB            RCC_FMPI2C1CLKSOURCE_PCLK1

#if defined(STM32U5)

#define MSIKPLLModeSEL                        RCC_MSIKPLL_MODE_SEL

#define MSISPLLModeSEL                        RCC_MSISPLL_MODE_SEL

#define __HAL_RCC_AHB21_CLK_DISABLE           __HAL_RCC_AHB2_1_CLK_DISABLE

#define __HAL_RCC_AHB22_CLK_DISABLE           __HAL_RCC_AHB2_2_CLK_DISABLE

#define __HAL_RCC_AHB1_CLK_Disable_Clear      __HAL_RCC_AHB1_CLK_ENABLE

#define __HAL_RCC_AHB21_CLK_Disable_Clear     __HAL_RCC_AHB2_1_CLK_ENABLE

#define __HAL_RCC_AHB22_CLK_Disable_Clear     __HAL_RCC_AHB2_2_CLK_ENABLE

#define __HAL_RCC_AHB3_CLK_Disable_Clear      __HAL_RCC_AHB3_CLK_ENABLE

#define __HAL_RCC_APB1_CLK_Disable_Clear      __HAL_RCC_APB1_CLK_ENABLE

#define __HAL_RCC_APB2_CLK_Disable_Clear      __HAL_RCC_APB2_CLK_ENABLE

#define __HAL_RCC_APB3_CLK_Disable_Clear      __HAL_RCC_APB3_CLK_ENABLE

#define IS_RCC_MSIPLLModeSelection            IS_RCC_MSIPLLMODE_SELECT

#define RCC_PERIPHCLK_CLK48                   RCC_PERIPHCLK_ICLK

#define RCC_CLK48CLKSOURCE_HSI48              RCC_ICLK_CLKSOURCE_HSI48

#define RCC_CLK48CLKSOURCE_PLL2               RCC_ICLK_CLKSOURCE_PLL2

#define RCC_CLK48CLKSOURCE_PLL1               RCC_ICLK_CLKSOURCE_PLL1

#define RCC_CLK48CLKSOURCE_MSIK               RCC_ICLK_CLKSOURCE_MSIK

#define __HAL_RCC_ADC1_CLK_ENABLE             __HAL_RCC_ADC12_CLK_ENABLE

#define __HAL_RCC_ADC1_CLK_DISABLE            __HAL_RCC_ADC12_CLK_DISABLE

#define __HAL_RCC_ADC1_IS_CLK_ENABLED         __HAL_RCC_ADC12_IS_CLK_ENABLED

#define __HAL_RCC_ADC1_IS_CLK_DISABLED        __HAL_RCC_ADC12_IS_CLK_DISABLED

#define __HAL_RCC_ADC1_FORCE_RESET            __HAL_RCC_ADC12_FORCE_RESET

#define __HAL_RCC_ADC1_RELEASE_RESET          __HAL_RCC_ADC12_RELEASE_RESET

#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE       __HAL_RCC_ADC12_CLK_SLEEP_ENABLE

#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE      __HAL_RCC_ADC12_CLK_SLEEP_DISABLE

#define __HAL_RCC_GET_CLK48_SOURCE            __HAL_RCC_GET_ICLK_SOURCE

#define __HAL_RCC_PLLFRACN_ENABLE             __HAL_RCC_PLL_FRACN_ENABLE

#define __HAL_RCC_PLLFRACN_DISABLE            __HAL_RCC_PLL_FRACN_DISABLE

#define __HAL_RCC_PLLFRACN_CONFIG             __HAL_RCC_PLL_FRACN_CONFIG

#define IS_RCC_PLLFRACN_VALUE                 IS_RCC_PLL_FRACN_VALUE

#endif /* STM32U5 */


#if defined(STM32H5)

#define __HAL_RCC_PLLFRACN_ENABLE       __HAL_RCC_PLL_FRACN_ENABLE

#define __HAL_RCC_PLLFRACN_DISABLE      __HAL_RCC_PLL_FRACN_DISABLE

#define __HAL_RCC_PLLFRACN_CONFIG       __HAL_RCC_PLL_FRACN_CONFIG

#define IS_RCC_PLLFRACN_VALUE           IS_RCC_PLL_FRACN_VALUE


#define RCC_PLLSOURCE_NONE              RCC_PLL1_SOURCE_NONE

#define RCC_PLLSOURCE_HSI               RCC_PLL1_SOURCE_HSI

#define RCC_PLLSOURCE_CSI               RCC_PLL1_SOURCE_CSI

#define RCC_PLLSOURCE_HSE               RCC_PLL1_SOURCE_HSE

#define RCC_PLLVCIRANGE_0               RCC_PLL1_VCIRANGE_0

#define RCC_PLLVCIRANGE_1               RCC_PLL1_VCIRANGE_1

#define RCC_PLLVCIRANGE_2               RCC_PLL1_VCIRANGE_2

#define RCC_PLLVCIRANGE_3               RCC_PLL1_VCIRANGE_3

#define RCC_PLL1VCOWIDE                 RCC_PLL1_VCORANGE_WIDE

#define RCC_PLL1VCOMEDIUM               RCC_PLL1_VCORANGE_MEDIUM


#define IS_RCC_PLLSOURCE                IS_RCC_PLL1_SOURCE

#define IS_RCC_PLLRGE_VALUE             IS_RCC_PLL1_VCIRGE_VALUE

#define IS_RCC_PLLVCORGE_VALUE          IS_RCC_PLL1_VCORGE_VALUE

#define IS_RCC_PLLCLOCKOUT_VALUE        IS_RCC_PLL1_CLOCKOUT_VALUE

#define IS_RCC_PLL_FRACN_VALUE          IS_RCC_PLL1_FRACN_VALUE

#define IS_RCC_PLLM_VALUE               IS_RCC_PLL1_DIVM_VALUE

#define IS_RCC_PLLN_VALUE               IS_RCC_PLL1_MULN_VALUE

#define IS_RCC_PLLP_VALUE               IS_RCC_PLL1_DIVP_VALUE

#define IS_RCC_PLLQ_VALUE               IS_RCC_PLL1_DIVQ_VALUE

#define IS_RCC_PLLR_VALUE               IS_RCC_PLL1_DIVR_VALUE


#define __HAL_RCC_PLL_ENABLE            __HAL_RCC_PLL1_ENABLE

#define __HAL_RCC_PLL_DISABLE           __HAL_RCC_PLL1_DISABLE

#define __HAL_RCC_PLL_FRACN_ENABLE      __HAL_RCC_PLL1_FRACN_ENABLE

#define __HAL_RCC_PLL_FRACN_DISABLE     __HAL_RCC_PLL1_FRACN_DISABLE

#define __HAL_RCC_PLL_CONFIG            __HAL_RCC_PLL1_CONFIG

#define __HAL_RCC_PLL_PLLSOURCE_CONFIG  __HAL_RCC_PLL1_PLLSOURCE_CONFIG

#define __HAL_RCC_PLL_DIVM_CONFIG       __HAL_RCC_PLL1_DIVM_CONFIG

#define __HAL_RCC_PLL_FRACN_CONFIG      __HAL_RCC_PLL1_FRACN_CONFIG

#define __HAL_RCC_PLL_VCIRANGE          __HAL_RCC_PLL1_VCIRANGE

#define __HAL_RCC_PLL_VCORANGE          __HAL_RCC_PLL1_VCORANGE

#define __HAL_RCC_GET_PLL_OSCSOURCE     __HAL_RCC_GET_PLL1_OSCSOURCE

#define __HAL_RCC_PLLCLKOUT_ENABLE      __HAL_RCC_PLL1_CLKOUT_ENABLE

#define __HAL_RCC_PLLCLKOUT_DISABLE     __HAL_RCC_PLL1_CLKOUT_DISABLE

#define __HAL_RCC_GET_PLLCLKOUT_CONFIG  __HAL_RCC_GET_PLL1_CLKOUT_CONFIG


#define __HAL_RCC_PLL2FRACN_ENABLE      __HAL_RCC_PLL2_FRACN_ENABLE

#define __HAL_RCC_PLL2FRACN_DISABLE     __HAL_RCC_PLL2_FRACN_DISABLE

#define __HAL_RCC_PLL2CLKOUT_ENABLE     __HAL_RCC_PLL2_CLKOUT_ENABLE

#define __HAL_RCC_PLL2CLKOUT_DISABLE    __HAL_RCC_PLL2_CLKOUT_DISABLE

#define __HAL_RCC_PLL2FRACN_CONFIG      __HAL_RCC_PLL2_FRACN_CONFIG

#define __HAL_RCC_GET_PLL2CLKOUT_CONFIG __HAL_RCC_GET_PLL2_CLKOUT_CONFIG


#define __HAL_RCC_PLL3FRACN_ENABLE      __HAL_RCC_PLL3_FRACN_ENABLE

#define __HAL_RCC_PLL3FRACN_DISABLE     __HAL_RCC_PLL3_FRACN_DISABLE

#define __HAL_RCC_PLL3CLKOUT_ENABLE     __HAL_RCC_PLL3_CLKOUT_ENABLE

#define __HAL_RCC_PLL3CLKOUT_DISABLE    __HAL_RCC_PLL3_CLKOUT_DISABLE

#define __HAL_RCC_PLL3FRACN_CONFIG      __HAL_RCC_PLL3_FRACN_CONFIG

#define __HAL_RCC_GET_PLL3CLKOUT_CONFIG __HAL_RCC_GET_PLL3_CLKOUT_CONFIG


#define RCC_PLL2VCIRANGE_0              RCC_PLL2_VCIRANGE_0

#define RCC_PLL2VCIRANGE_1              RCC_PLL2_VCIRANGE_1

#define RCC_PLL2VCIRANGE_2              RCC_PLL2_VCIRANGE_2

#define RCC_PLL2VCIRANGE_3              RCC_PLL2_VCIRANGE_3


#define RCC_PLL2VCOWIDE                 RCC_PLL2_VCORANGE_WIDE

#define RCC_PLL2VCOMEDIUM               RCC_PLL2_VCORANGE_MEDIUM


#define RCC_PLL2SOURCE_NONE             RCC_PLL2_SOURCE_NONE

#define RCC_PLL2SOURCE_HSI              RCC_PLL2_SOURCE_HSI

#define RCC_PLL2SOURCE_CSI              RCC_PLL2_SOURCE_CSI

#define RCC_PLL2SOURCE_HSE              RCC_PLL2_SOURCE_HSE


#define RCC_PLL3VCIRANGE_0              RCC_PLL3_VCIRANGE_0

#define RCC_PLL3VCIRANGE_1              RCC_PLL3_VCIRANGE_1

#define RCC_PLL3VCIRANGE_2              RCC_PLL3_VCIRANGE_2

#define RCC_PLL3VCIRANGE_3              RCC_PLL3_VCIRANGE_3


#define RCC_PLL3VCOWIDE                 RCC_PLL3_VCORANGE_WIDE

#define RCC_PLL3VCOMEDIUM               RCC_PLL3_VCORANGE_MEDIUM


#define RCC_PLL3SOURCE_NONE             RCC_PLL3_SOURCE_NONE

#define RCC_PLL3SOURCE_HSI              RCC_PLL3_SOURCE_HSI

#define RCC_PLL3SOURCE_CSI              RCC_PLL3_SOURCE_CSI

#define RCC_PLL3SOURCE_HSE              RCC_PLL3_SOURCE_HSE


#endif /* STM32H5 */


#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)


#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || \

    defined (STM32L4P5xx)|| defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5) || \

    defined (STM32WBA) || defined (STM32H5) || defined (STM32C0) || defined (STM32H7RS) ||  defined (STM32U0)

#else

#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG

#endif

#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT

#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT


#if defined (STM32F1)

#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()


#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()


#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()


#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()


#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()

#else

#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \

                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \

                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))

#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \

                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \

                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))

#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \

                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \

                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))

#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \

                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \

                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))

#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \

                                                       (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \

                                                        __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))

#endif   /* STM32F1 */


#if defined (STM32F0) || defined (STM32F2) || defined (STM32F3) || defined (STM32F4) || defined (STM32F7) || \

    defined (STM32H7) || \

    defined (STM32L0) || defined (STM32L1) || \

    defined (STM32WB)

#define __HAL_RTC_TAMPER_GET_IT                   __HAL_RTC_TAMPER_GET_FLAG

#endif


#define IS_ALARM                                  IS_RTC_ALARM

#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK

#define IS_TAMPER                                 IS_RTC_TAMPER

#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE

#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER

#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT

#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE

#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION

#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE

#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ

#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION

#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER

#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK

#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER


#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE

#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE


#if defined (STM32H5)

#define __HAL_RCC_RTCAPB_CLK_ENABLE   __HAL_RCC_RTC_CLK_ENABLE

#define __HAL_RCC_RTCAPB_CLK_DISABLE  __HAL_RCC_RTC_CLK_DISABLE

#endif   /* STM32H5 */


#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE

#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS


#if !defined(STM32F1) && !defined(STM32F2) && !defined(STM32F4) && !defined(STM32L1)

#define eMMC_HIGH_VOLTAGE_RANGE     EMMC_HIGH_VOLTAGE_RANGE

#define eMMC_DUAL_VOLTAGE_RANGE     EMMC_DUAL_VOLTAGE_RANGE

#define eMMC_LOW_VOLTAGE_RANGE      EMMC_LOW_VOLTAGE_RANGE


#define SDMMC_NSpeed_CLK_DIV        SDMMC_NSPEED_CLK_DIV

#define SDMMC_HSpeed_CLK_DIV        SDMMC_HSPEED_CLK_DIV

#endif


#if defined(STM32F4) || defined(STM32F2)

#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED

#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY

#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED

#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION

#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND

#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT

#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED

#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE

#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE

#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE

#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL

#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT

#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT

#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG

#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG

#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT

#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT

#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS

#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT

#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND

/* alias CMSIS */

#define  SDMMC1_IRQn                SDIO_IRQn

#define  SDMMC1_IRQHandler          SDIO_IRQHandler

#endif


#if defined(STM32F7) || defined(STM32L4)

#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED

#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY

#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED

#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION

#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND

#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT

#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED

#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE

#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE

#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE

#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE

#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT

#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT

#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG

#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG

#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT

#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT

#define  SDIO_STATIC_FLAGS          SDMMC_STATIC_FLAGS

#define  SDIO_CMD0TIMEOUT           SDMMC_CMD0TIMEOUT

#define  SD_SDIO_SEND_IF_COND       SD_SDMMC_SEND_IF_COND

/* alias CMSIS for compatibilities */

#define  SDIO_IRQn                  SDMMC1_IRQn

#define  SDIO_IRQHandler            SDMMC1_IRQHandler

#endif


#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7)

#define  HAL_SD_CardCIDTypedef       HAL_SD_CardCIDTypeDef

#define  HAL_SD_CardCSDTypedef       HAL_SD_CardCSDTypeDef

#define  HAL_SD_CardStatusTypedef    HAL_SD_CardStatusTypeDef

#define  HAL_SD_CardStateTypedef     HAL_SD_CardStateTypeDef

#endif


#if defined(STM32H7) || defined(STM32L5)

#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback   HAL_MMCEx_Read_DMADoubleBuf0CpltCallback

#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback   HAL_MMCEx_Read_DMADoubleBuf1CpltCallback

#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback  HAL_MMCEx_Write_DMADoubleBuf0CpltCallback

#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback  HAL_MMCEx_Write_DMADoubleBuf1CpltCallback

#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback    HAL_SDEx_Read_DMADoubleBuf0CpltCallback

#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback    HAL_SDEx_Read_DMADoubleBuf1CpltCallback

#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback   HAL_SDEx_Write_DMADoubleBuf0CpltCallback

#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback   HAL_SDEx_Write_DMADoubleBuf1CpltCallback

#define HAL_SD_DriveTransciver_1_8V_Callback          HAL_SD_DriveTransceiver_1_8V_Callback

#endif


#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT

#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT

#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE

#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE

#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE

#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE


#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE

#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE


#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE


#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1

#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2

#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START

#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH

#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR

#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE

#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE

#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED


#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX

#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX

#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC


#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE

#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION

#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE

#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION


#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD


#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE

#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE


#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT

#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT

#define __USART_ENABLE                  __HAL_USART_ENABLE

#define __USART_DISABLE                 __HAL_USART_DISABLE


#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE

#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE


#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7)

#define USART_OVERSAMPLING_16               0x00000000U

#define USART_OVERSAMPLING_8                USART_CR1_OVER8


#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || \

                                             ((__SAMPLING__) == USART_OVERSAMPLING_8))

#endif /* STM32F0 || STM32F3 || STM32F7 */


#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE


#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE

#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE

#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE

#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE


#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE

#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE

#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE

#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE


#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT

#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT

#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG

#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG

#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE

#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE

#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT

#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT

#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG

#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG

#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE

#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE

#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE

#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT

#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT

#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG

#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG

#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE

#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE

#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE

#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup

#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup


#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo

#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo


#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE

#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE


#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE

#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT


#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE


#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN

#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER

#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER

#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER

#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD

#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD

#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION

#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION

#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER

#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER

#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE

#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE


#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1


#define TIM_OCMODE_ASSYMETRIC_PWM1      TIM_OCMODE_ASYMMETRIC_PWM1

#define TIM_OCMODE_ASSYMETRIC_PWM2      TIM_OCMODE_ASYMMETRIC_PWM2


#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT

#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT

#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG

#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG

#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER

#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER

#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE

#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE

#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE


#define __HAL_LTDC_LAYER LTDC_LAYER

#define __HAL_LTDC_RELOAD_CONFIG  __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG


#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE

#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE

#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE

#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE

#define SAI_STREOMODE                     SAI_STEREOMODE

#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY

#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL

#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL

#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL

#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL

#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL

#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE

#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1

#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE


#if defined(STM32H7)

#define HAL_SPDIFRX_ReceiveControlFlow      HAL_SPDIFRX_ReceiveCtrlFlow

#define HAL_SPDIFRX_ReceiveControlFlow_IT   HAL_SPDIFRX_ReceiveCtrlFlow_IT

#define HAL_SPDIFRX_ReceiveControlFlow_DMA  HAL_SPDIFRX_ReceiveCtrlFlow_DMA

#endif


#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3)

#define HAL_HRTIM_WaveformCounterStart_IT      HAL_HRTIM_WaveformCountStart_IT

#define HAL_HRTIM_WaveformCounterStart_DMA     HAL_HRTIM_WaveformCountStart_DMA

#define HAL_HRTIM_WaveformCounterStart         HAL_HRTIM_WaveformCountStart

#define HAL_HRTIM_WaveformCounterStop_IT       HAL_HRTIM_WaveformCountStop_IT

#define HAL_HRTIM_WaveformCounterStop_DMA      HAL_HRTIM_WaveformCountStop_DMA

#define HAL_HRTIM_WaveformCounterStop          HAL_HRTIM_WaveformCountStop

#endif


#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7)

#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE

#endif /* STM32L4 || STM32F4 || STM32F7 */


#if defined (STM32F7)

#define ART_ACCLERATOR_ENABLE ART_ACCELERATOR_ENABLE

#endif /* STM32F7 */


#ifdef __cplusplus

}

#endif


#endif /* STM32_HAL_LEGACY */