RTEMS 6.3
Loading...
Searching...
No Matches
Diagnostic cache access register (DIAGCTRL)

This group contains register bit definitions. More...

Macros

#define GRIOMMU_DIAGCTRL_DA   0x80000000U
#define GRIOMMU_DIAGCTRL_RW   0x40000000U
#define GRIOMMU_DIAGCTRL_DP   0x200000U
#define GRIOMMU_DIAGCTRL_TP   0x100000U
#define GRIOMMU_DIAGCTRL_SETADDR_SHIFT   0
#define GRIOMMU_DIAGCTRL_SETADDR_MASK   0x7ffffU
#define GRIOMMU_DIAGCTRL_SETADDR_GET(_reg)
#define GRIOMMU_DIAGCTRL_SETADDR_SET(_reg, _val)
#define GRIOMMU_DIAGCTRL_SETADDR(_val)

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ GRIOMMU_DIAGCTRL_SETADDR

#define GRIOMMU_DIAGCTRL_SETADDR ( _val)
Value:
( ( ( _val ) << GRIOMMU_DIAGCTRL_SETADDR_SHIFT ) & \
GRIOMMU_DIAGCTRL_SETADDR_MASK )

◆ GRIOMMU_DIAGCTRL_SETADDR_GET

#define GRIOMMU_DIAGCTRL_SETADDR_GET ( _reg)
Value:
( ( ( _reg ) & GRIOMMU_DIAGCTRL_SETADDR_MASK ) >> \
GRIOMMU_DIAGCTRL_SETADDR_SHIFT )

◆ GRIOMMU_DIAGCTRL_SETADDR_SET

#define GRIOMMU_DIAGCTRL_SETADDR_SET ( _reg,
_val )
Value:
( ( ( _reg ) & ~GRIOMMU_DIAGCTRL_SETADDR_MASK ) | \
( ( ( _val ) << GRIOMMU_DIAGCTRL_SETADDR_SHIFT ) & \
GRIOMMU_DIAGCTRL_SETADDR_MASK ) )