|
|
#define | VLAN_TAG ETH_VLAN_TAG |
|
#define | MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD |
|
#define | MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD |
|
#define | JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD |
|
#define | MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK |
|
#define | MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK |
|
#define | MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK |
|
#define | DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK |
|
#define | ETH_MMCCR 0x00000100U |
|
#define | ETH_MMCRIR 0x00000104U |
|
#define | ETH_MMCTIR 0x00000108U |
|
#define | ETH_MMCRIMR 0x0000010CU |
|
#define | ETH_MMCTIMR 0x00000110U |
|
#define | ETH_MMCTGFSCCR 0x0000014CU |
|
#define | ETH_MMCTGFMSCCR 0x00000150U |
|
#define | ETH_MMCTGFCR 0x00000168U |
|
#define | ETH_MMCRFCECR 0x00000194U |
|
#define | ETH_MMCRFAECR 0x00000198U |
|
#define | ETH_MMCRGUFCR 0x000001C4U |
|
#define | ETH_MAC_TXFIFO_FULL 0x02000000U |
|
#define | ETH_MAC_TXFIFONOT_EMPTY 0x01000000U |
|
#define | ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U |
|
#define | ETH_MAC_TXFIFO_IDLE 0x00000000U |
|
#define | ETH_MAC_TXFIFO_READ 0x00100000U |
|
#define | ETH_MAC_TXFIFO_WAITING 0x00200000U |
|
#define | ETH_MAC_TXFIFO_WRITING 0x00300000U |
|
#define | ETH_MAC_TRANSMISSION_PAUSE 0x00080000U |
|
#define | ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U |
|
#define | ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U |
|
#define | ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U |
|
#define | ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U |
|
#define | ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U |
|
#define | ETH_MAC_RXFIFO_EMPTY 0x00000000U |
|
#define | ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U |
|
#define | ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U |
|
#define | ETH_MAC_RXFIFO_FULL 0x00000300U |
|
#define | ETH_MAC_READCONTROLLER_IDLE 0x00000000U |
|
#define | ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U |
|
#define | ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U |
|
#define | ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U |
|
#define | ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U |
|
#define | ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U |
|
#define | ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U |
|
#define | ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U |
|
#define | ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U |
|
#define | ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U |
|
#define | ETH_TxPacketConfig ETH_TxPacketConfigTypeDef |