RTEMS
6.3
Toggle main menu visibility
Loading...
Searching...
No Matches
bsps
aarch64
xilinx-zynqmp
include
bsp.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: BSD-2-Clause */
2
10
11
/*
12
* Copyright (C) 2020 On-Line Applications Research Corporation (OAR)
13
* Written by Kinsey Moore <kinsey.moore@oarcorp.com>
14
*
15
* Redistribution and use in source and binary forms, with or without
16
* modification, are permitted provided that the following conditions
17
* are met:
18
* 1. Redistributions of source code must retain the above copyright
19
* notice, this list of conditions and the following disclaimer.
20
* 2. Redistributions in binary form must reproduce the above copyright
21
* notice, this list of conditions and the following disclaimer in the
22
* documentation and/or other materials provided with the distribution.
23
*
24
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
25
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
28
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
30
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
31
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
32
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
34
* POSSIBILITY OF SUCH DAMAGE.
35
*/
36
37
#ifndef LIBBSP_AARCH64_XILINX_ZYNQMP_BSP_H
38
#define LIBBSP_AARCH64_XILINX_ZYNQMP_BSP_H
39
40
#include <bspopts.h>
41
42
#define BSP_FEATURE_IRQ_EXTENSION
43
44
#define BSP_RESET_SMC
45
46
#define BSP_CPU_ON_USES_SMC
47
48
#ifndef ASM
49
50
#include <
bsp/default-initial-extension.h
>
51
#include <bsp/start.h>
52
53
#include <
rtems.h
>
54
55
#include <
dev/serial/zynq-uart-zynqmp.h
>
56
57
#ifdef __cplusplus
58
extern
"C"
{
59
#endif
/* __cplusplus */
60
61
struct
rtems_termios_device_context
;
62
74
75
/*
76
* DDRMC mapping
77
*/
78
LINKER_SYMBOL(bsp_r0_ram_base)
79
LINKER_SYMBOL(bsp_r0_ram_end)
80
LINKER_SYMBOL(bsp_r1_ram_base)
81
LINKER_SYMBOL(bsp_r1_ram_end)
82
83
#define BSP_ARM_GIC_CPUIF_BASE 0xf9020000
84
#define BSP_ARM_GIC_DIST_BASE 0xf9010000
85
86
#define BSP_FDT_IS_SUPPORTED
87
extern
unsigned
int
zynqmp_dtb_len;
88
extern
unsigned
char
zynqmp_dtb[];
89
90
#define NANDPSU_BASEADDR 0xFF100000
91
97
BSP_START_TEXT_SECTION
void
zynqmp_setup_mmu_and_cache
(
void
);
98
105
BSP_START_TEXT_SECTION
void
zynqmp_setup_secondary_cpu_mmu_and_cache
(
void
);
106
107
void
zynqmp_management_console_termios_init(
void
);
108
109
void
zynqmp_debug_console_flush(
void
);
110
111
uint32_t zynqmp_clock_i2c0(
void
);
112
113
uint32_t zynqmp_clock_i2c1(
void
);
114
122
void
zynqmp_configure_management_console
(
123
struct
rtems_termios_device_context
*base
124
);
125
127
128
#ifdef __cplusplus
129
}
130
#endif
/* __cplusplus */
131
132
#endif
/* ASM */
133
134
#endif
/* LIBBSP_AARCH64_XILINX_ZYNQMP_BSP_H */
default-initial-extension.h
This header file provides the default definition of BSP_INITIAL_EXTENSION.
zynqmp_configure_management_console
void zynqmp_configure_management_console(struct rtems_termios_device_context *base)
Zynq UltraScale+ MPSoC specific set up of a management console.
zynqmp_setup_secondary_cpu_mmu_and_cache
BSP_START_TEXT_SECTION void zynqmp_setup_secondary_cpu_mmu_and_cache(void)
Zynq UltraScale+ MPSoC specific set up of the MMU for non-primary cores.
Definition
bspstartmmu.c:88
zynqmp_setup_mmu_and_cache
BSP_START_TEXT_SECTION void zynqmp_setup_mmu_and_cache(void)
Zynq UltraScale+ MPSoC specific set up of the MMU.
Definition
bspstartmmu.c:67
rtems.h
This header file defines the RTEMS Classic API.
rtems_termios_device_context
Termios device context.
Definition
termiosdevice.h:68
zynq-uart-zynqmp.h
This header file provides interfaces with respect to the Zynq UltraScale+ MPSoC and RFSoC platforms.
Generated by
1.18.0