RTEMS 6.3
Loading...
Searching...
No Matches
Macros | Functions
alt_qspi_private.h File Reference
Board Support Packages » ARM » Intel Cyclone V » Contributed Code
#include "socal/socal.h"

Go to the source code of this file.

Macros

#define ALT_QSPI_PROVISION_MICRON_N25Q_SUPPORT   1
#define ALT_QSPI_PAGE_ADDR_MSK   0xFFFFFF00
#define ALT_QSPI_PAGE_SIZE   0x00000100
#define ALT_QSPI_SUBSECTOR_ADDR_MSK   0xFFFFF000
#define ALT_QSPI_SUBSECTOR_SIZE   0x00001000
#define ALT_QSPI_SECTOR_ADDR_MSK   0xFFFF0000
#define ALT_QSPI_SECTOR_SIZE   0x00010000
#define ALT_QSPI_BANK_ADDR_MSK   0xFF000000
#define ALT_QSPI_BANK_SIZE   0x01000000
#define ALT_QSPI_N25Q_DIE_ADDR_MSK   0xFE000000
#define ALT_QSPI_N25Q_DIE_SIZE   0x02000000
#define ALT_QSPI_TSHSL_NS_DEF   (50)
#define ALT_QSPI_TSD2D_NS_DEF   (0)
#define ALT_QSPI_TCHSH_NS_DEF   (4)
#define ALT_QSPI_TSLCH_NS_DEF   (4)
#define ALT_QSPI_STIG_OPCODE_READ   (0x03)
#define ALT_QSPI_STIG_OPCODE_4BYTE_READ   (0x13)
#define ALT_QSPI_STIG_OPCODE_FASTREAD   (0x0B)
#define ALT_QSPI_STIG_OPCODE_FASTREAD_DUAL_OUTPUT   (0x3B)
#define ALT_QSPI_STIG_OPCODE_FASTREAD_QUAD_OUTPUT   (0x6B)
#define ALT_QSPI_STIG_OPCODE_FASTREAD_DUAL_IO   (0xBB)
#define ALT_QSPI_STIG_OPCODE_FASTREAD_QUAD_IO   (0xEB)
#define ALT_QSPI_STIG_OPCODE_PP   (0x02)
#define ALT_QSPI_STIG_OPCODE_DUAL_PP   (0xA2)
#define ALT_QSPI_STIG_OPCODE_QUAD_PP   (0x32)
#define ALT_QSPI_STIG_OPCODE_RDID   (0x9F)
#define ALT_QSPI_STIG_OPCODE_WREN   (0x06)
#define ALT_QSPI_STIG_OPCODE_WRDIS   (0x04)
#define ALT_QSPI_STIG_OPCODE_RDSR   (0x05)
#define ALT_QSPI_STIG_OPCODE_WRSR   (0x01)
#define ALT_QSPI_STIG_OPCODE_SUBSEC_ERASE   (0x20)
#define ALT_QSPI_STIG_OPCODE_SEC_ERASE   (0xD8)
#define ALT_QSPI_STIG_OPCODE_BULK_ERASE   (0xC7)
#define ALT_QSPI_STIG_OPCODE_DIE_ERASE   (0xC4)
#define ALT_QSPI_STIG_OPCODE_CHIP_ERASE   (0x60)
#define ALT_QSPI_STIG_OPCODE_RD_EXT_REG   (0xC8)
#define ALT_QSPI_STIG_OPCODE_WR_EXT_REG   (0xC5)
#define ALT_QSPI_STIG_OPCODE_RD_STAT_REG   (0x05)
#define ALT_QSPI_STIG_OPCODE_WR_STAT_REG   (0x01)
#define ALT_QSPI_STIG_OPCODE_ENTER_4BYTE_MODE   (0xB7)
#define ALT_QSPI_STIG_OPCODE_EXIT_4BYTE_MODE   (0xE9)
#define ALT_QSPI_STIG_OPCODE_RESET_EN   (0x66)
#define ALT_QSPI_STIG_OPCODE_RESET_MEM   (0x99)
#define ALT_QSPI_STIG_OPCODE_RDFLGSR   (0x70)
#define ALT_QSPI_STIG_OPCODE_CLRFLGSR   (0x50)
#define ALT_QSPI_STIG_OPCODE_DISCVR_PARAM   (0x5A)
#define QSPI_READ_CLK_MHZ   (50)
#define QSPI_FASTREAD_CLK_MHZ   (100)
#define ALT_QSPI_STIG_RDID_JEDECID_MICRON   (0x20)
#define ALT_QSPI_STIG_RDID_JEDECID_NUMONYX   (0x20)
#define ALT_QSPI_STIG_RDID_JEDECID_SPANSION   (0xEF)
#define ALT_QSPI_STIG_RDID_JEDECID_WINBOND   (0xEF)
#define ALT_QSPI_STIG_RDID_JEDECID_MACRONIC   (0xC2)
#define ALT_QSPI_STIG_RDID_JEDECID_ATMEL   (0x1F)
#define ALT_QSPI_STIG_RDID_JEDECID_GET(value)
#define ALT_QSPI_STIG_RDID_CAPACITYID_GET(value)
#define ALT_QSPI_STIG_FLAGSR_ERASEPROGRAMREADY_GET(value)
#define ALT_QSPI_STIG_FLAGSR_ERASEREADY_GET(value)
#define ALT_QSPI_STIG_FLAGSR_PROGRAMREADY_GET(value)
#define ALT_QSPI_STIG_FLAGSR_ERASEERROR_GET(value)
#define ALT_QSPI_STIG_FLAGSR_PROGRAMERROR_GET(value)
#define ALT_QSPI_STIG_FLAGSR_ADDRESSINGMODE_GET(value)
#define ALT_QSPI_STIG_FLAGSR_PROTECTIONERROR_GET(value)
#define ALT_QSPI_STIG_SR_BUSY_GET(value)
#define ALT_QSPI_TIMEOUT_INFINITE   (0xffffffff)

Functions

ALT_STATUS_CODE alt_qspi_replace (uint32_t dst, const void *src, size_t size)
ALT_STATUS_CODE alt_qspi_stig_cmd (uint32_t opcode, uint32_t dummy, uint32_t timeout)
ALT_STATUS_CODE alt_qspi_stig_rd_cmd (uint8_t opcode, uint32_t dummy, uint32_t num_bytes, uint32_t *output, uint32_t timeout)
ALT_STATUS_CODE alt_qspi_stig_wr_cmd (uint8_t opcode, uint32_t dummy, uint32_t num_bytes, const uint32_t *input, uint32_t timeout)
ALT_STATUS_CODE alt_qspi_stig_addr_cmd (uint8_t opcode, uint32_t dummy, uint32_t address, uint32_t timeout)
ALT_STATUS_CODE alt_qspi_device_wren (void)
ALT_STATUS_CODE alt_qspi_device_wrdis (void)
ALT_STATUS_CODE alt_qspi_device_rdid (uint32_t *rdid)
ALT_STATUS_CODE alt_qspi_discovery_parameter (uint32_t *param)
ALT_STATUS_CODE alt_qspi_device_bank_select (uint32_t bank)

Detailed Description

Altera - QSPI Flash Controller Module

Macro Definition Documentation

◆ ALT_QSPI_STIG_FLAGSR_ADDRESSINGMODE_GET

#define ALT_QSPI_STIG_FLAGSR_ADDRESSINGMODE_GET ( value)
Value:
((value >> 1) & 0x1)

◆ ALT_QSPI_STIG_FLAGSR_ERASEERROR_GET

#define ALT_QSPI_STIG_FLAGSR_ERASEERROR_GET ( value)
Value:
((value >> 5) & 0x1)

◆ ALT_QSPI_STIG_FLAGSR_ERASEPROGRAMREADY_GET

#define ALT_QSPI_STIG_FLAGSR_ERASEPROGRAMREADY_GET ( value)
Value:
((value >> 7) & 0x1)

◆ ALT_QSPI_STIG_FLAGSR_ERASEREADY_GET

#define ALT_QSPI_STIG_FLAGSR_ERASEREADY_GET ( value)
Value:
((value >> 7) & 0x1)

◆ ALT_QSPI_STIG_FLAGSR_PROGRAMERROR_GET

#define ALT_QSPI_STIG_FLAGSR_PROGRAMERROR_GET ( value)
Value:
((value >> 4) & 0x1)

◆ ALT_QSPI_STIG_FLAGSR_PROGRAMREADY_GET

#define ALT_QSPI_STIG_FLAGSR_PROGRAMREADY_GET ( value)
Value:
((value >> 7) & 0x1)

◆ ALT_QSPI_STIG_FLAGSR_PROTECTIONERROR_GET

#define ALT_QSPI_STIG_FLAGSR_PROTECTIONERROR_GET ( value)
Value:
((value >> 0) & 0x1)

◆ ALT_QSPI_STIG_RDID_CAPACITYID_GET

#define ALT_QSPI_STIG_RDID_CAPACITYID_GET ( value)
Value:
((value >> 16) & 0xff)

◆ ALT_QSPI_STIG_RDID_JEDECID_GET

#define ALT_QSPI_STIG_RDID_JEDECID_GET ( value)
Value:
((value >> 0) & 0xff)

◆ ALT_QSPI_STIG_SR_BUSY_GET

#define ALT_QSPI_STIG_SR_BUSY_GET ( value)
Value:
((value >> 0) & 0x1)
Generated by doxygen 1.18.0