|
|
#define | VME_MODE_MATCH_MASK (3<<30) |
|
#define | VME_MODE_EXACT_MATCH (2<<30) |
|
#define | VME_MODE_AS_MATCH (1<<30) |
|
#define | UNIV_REGOFF_PCI_CSR 0x4 |
|
#define | UNIV_PCI_CSR_D_PE (1<<31) |
|
#define | UNIV_PCI_CSR_S_SERR (1<<30) |
|
#define | UNIV_PCI_CSR_R_MA (1<<29) |
|
#define | UNIV_PCI_CSR_R_TA (1<<28) |
|
#define | UNIV_PCI_CSR_S_TA (1<<27) |
|
#define | UNIV_PCI_CSR_DEVSEL_MASK (3<<25) |
|
#define | UNIV_PCI_CSR_DP_D (1<<24) |
|
#define | UNIV_PCI_CSR_TFBBC (1<<23) |
|
#define | UNIV_PCI_CSR_MFBBC (1<<9) |
|
#define | UNIV_PCI_CSR_SERR_EN (1<<8) |
|
#define | UNIV_PCI_CSR_WAIT (1<<7) |
|
#define | UNIV_PCI_CSR_PERESP (1<<6) |
|
#define | UNIV_PCI_CSR_VGAPS (1<<5) |
|
#define | UNIV_PCI_CSR_MWI_EN (1<<4) |
|
#define | UNIV_PCI_CSR_SC (1<<3) |
|
#define | UNIV_PCI_CSR_BM (1<<2) |
|
#define | UNIV_PCI_CSR_MS (1<<1) |
|
#define | UNIV_PCI_CSR_IOS (1<<0) |
|
#define | UNIV_REGOFF_SCYC_CTL 0x170 |
|
#define | UNIV_SCYC_CTL_LAS_IO (1<<2) |
|
#define | UNIV_SCYC_CTL_SCYC_RMW (1<<0) |
|
#define | UNIV_SCYC_CTL_SCYC_ADOH (2<<0) |
|
#define | UNIV_REGOFF_SCYC_ADDR 0x174 |
|
#define | UNIV_REGOFF_SCYC_EN 0x178 |
|
#define | UNIV_REGOFF_SCYC_CMP 0x17c |
|
#define | UNIV_REGOFF_SCYC_SWP 0x180 |
|
#define | UNIV_REGOFF_LMISC 0x184 |
|
#define | UNIV_LMISC_CRT_MASK (7<<28) |
|
#define | UNIV_LMISC_CRT_INF (0<<28) |
|
#define | UNIV_LMISC_CRT_128_US (1<<28) |
|
#define | UNIV_LMISC_CRT_256_US (2<<28) |
|
#define | UNIV_LMISC_CRT_512_US (3<<28) |
|
#define | UNIV_LMISC_CRT_1024_US (4<<28) |
|
#define | UNIV_LMISC_CRT_2048_US (5<<28) |
|
#define | UNIV_LMISC_CRT_4096_US (6<<28) |
|
#define | UNIV_LMISC_CWT_MASK (7<<24) |
|
#define | UNIV_LMISC_CWT_DISABLE 0 |
|
#define | UNIV_LMISC_CWT_16 (1<<24) |
|
#define | UNIV_LMISC_CWT_32 (2<<24) |
|
#define | UNIV_LMISC_CWT_64 (3<<24) |
|
#define | UNIV_LMISC_CWT_128 (4<<24) |
|
#define | UNIV_LMISC_CWT_256 (5<<24) |
|
#define | UNIV_LMISC_CWT_512 (6<<24) |
|
#define | UNIV_REGOFF_L_CMDERR 0x18c |
| #define | UNIV_L_CMDERR_CMDERR(reg) |
|
#define | UNIV_L_CMDERR_M_ERR (1<<27) |
|
#define | UNIV_L_CMDERR_L_STAT (1<<23) |
|
#define | UNIV_REGOFF_LAERR 0x190 |
|
#define | UNIV_REGOFF_DCTL 0x200 |
|
#define | UNIV_DCTL_L2V (1<<31) |
|
#define | UNIV_DCTL_VDW_MSK (3<<22) |
|
#define | UNIV_DCTL_VDW_8 (0<<22) |
|
#define | UNIV_DCTL_VDW_16 (1<<22) |
|
#define | UNIV_DCTL_VDW_32 (2<<22) |
|
#define | UNIV_DCTL_VDW_64 (3<<22) |
|
#define | UNIV_DCTL_VAS_MSK (7<<16) |
|
#define | UNIV_DCTL_VAS_A16 (0<<16) |
|
#define | UNIV_DCTL_VAS_A24 (1<<16) |
|
#define | UNIV_DCTL_VAS_A32 (2<<16) |
|
#define | UNIV_DCTL_PGM_MSK (3<<14) |
|
#define | UNIV_DCTL_PGM (1<<14) |
|
#define | UNIV_DCTL_SUPER_MSK (3<<12) |
|
#define | UNIV_DCTL_SUPER (1<<12) |
|
#define | UNIV_DCTL_NO_VINC (1<<9) |
|
#define | UNIV_DCTL_VCT (1<<8) |
|
#define | UNIV_DCTL_LD64EN (1<<7) |
|
#define | UNIV_REGOFF_DTBC 0x204 |
|
#define | UNIV_REGOFF_DLA 0x208 |
|
#define | UNIV_REGOFF_DVA 0x210 |
|
#define | UNIV_REGOFF_DCPP 0x218 |
|
#define | UNIV_DCPP_IMG_NULL (1<<0) |
|
#define | UNIV_DCPP_IMG_PROCESSED (1<<1) |
|
#define | UNIV_REGOFF_DGCS 0x220 |
|
#define | UNIV_DGCS_GO (1<<31) |
|
#define | UNIV_DGCS_STOP_REQ (1<<30) |
|
#define | UNIV_DGCS_HALT_REQ (1<<29) |
|
#define | UNIV_DGCS_CHAIN (1<<27) |
|
#define | UNIV_DGCS_VON_MSK (7<<20) |
|
#define | UNIV_DGCS_VON_DONE (0<<20) |
|
#define | UNIV_DGCS_VON_256 (1<<20) |
|
#define | UNIV_DGCS_VON_512 (2<<20) |
|
#define | UNIV_DGCS_VON_1024 (3<<20) |
|
#define | UNIV_DGCS_VON_2048 (4<<20) |
|
#define | UNIV_DGCS_VON_4096 (5<<20) |
|
#define | UNIV_DGCS_VON_8192 (6<<20) |
|
#define | UNIV_DGCS_VON_16384 (7<<20) |
|
#define | UNIV_DGCS_VOFF_MSK (15<<16) |
|
#define | UNIV_DGCS_VOFF_0_US (0<<16) |
|
#define | UNIV_DGCS_VOFF_2_US (8<<16) |
|
#define | UNIV_DGCS_VOFF_4_US (9<<16) |
|
#define | UNIV_DGCS_VOFF_8_US (10<<16) |
|
#define | UNIV_DGCS_VOFF_16_US (1<<16) |
|
#define | UNIV_DGCS_VOFF_32_US (2<<16) |
|
#define | UNIV_DGCS_VOFF_64_US (3<<16) |
|
#define | UNIV_DGCS_VOFF_128_US (4<<16) |
|
#define | UNIV_DGCS_VOFF_256_US (5<<16) |
|
#define | UNIV_DGCS_VOFF_512_US (6<<16) |
|
#define | UNIV_DGCS_VOFF_1024_US (7<<16) |
|
#define | UNIV_DGCS_ACT (1<<15) |
|
#define | UNIV_DGCS_STOP (1<<14) |
|
#define | UNIV_DGCS_HALT (1<<13) |
|
#define | UNIV_DGCS_DONE (1<<11) |
|
#define | UNIV_DGCS_LERR (1<<10) |
|
#define | UNIV_DGCS_VERR (1<<9) |
|
#define | UNIV_DGCS_P_ERR (1<<8) |
| #define | UNIV_DGCS_STATUS_CLEAR |
|
#define | UNIV_DGCS_P_ERR (1<<8) |
|
#define | UNIV_DGCS_INT_STOP (1<<6) |
|
#define | UNIV_DGCS_INT_HALT (1<<5) |
|
#define | UNIV_DGCS_INT_DONE (1<<3) |
|
#define | UNIV_DGCS_INT_LERR (1<<2) |
|
#define | UNIV_DGCS_INT_VERR (1<<1) |
|
#define | UNIV_DGCS_INT_P_ERR (1<<0) |
|
#define | UNIV_DGCS_INT_MSK (0x0000006f) |
|
#define | UNIV_REGOFF_D_LLUE 0x224 |
|
#define | UNIV_D_LLUE_UPDATE (1<<31) |
|
#define | UNIV_REGOFF_LINT_EN 0x300 |
|
#define | UNIV_LINT_EN_LM3 (1<<23) |
|
#define | UNIV_LINT_EN_LM2 (1<<22) |
|
#define | UNIV_LINT_EN_LM1 (1<<21) |
|
#define | UNIV_LINT_EN_LM0 (1<<20) |
|
#define | UNIV_LINT_EN_MBOX3 (1<<19) |
|
#define | UNIV_LINT_EN_MBOX2 (1<<18) |
|
#define | UNIV_LINT_EN_MBOX1 (1<<17) |
|
#define | UNIV_LINT_EN_MBOX0 (1<<16) |
|
#define | UNIV_LINT_EN_ACFAIL (1<<15) |
|
#define | UNIV_LINT_EN_SYSFAIL (1<<14) |
|
#define | UNIV_LINT_EN_SW_INT (1<<13) |
|
#define | UNIV_LINT_EN_SW_IACK (1<<12) |
|
#define | UNIV_LINT_EN_VERR (1<<10) |
|
#define | UNIV_LINT_EN_LERR (1<<9) |
|
#define | UNIV_LINT_EN_DMA (1<<8) |
|
#define | UNIV_LINT_EN_VIRQ7 (1<<7) |
|
#define | UNIV_LINT_EN_VIRQ6 (1<<6) |
|
#define | UNIV_LINT_EN_VIRQ5 (1<<5) |
|
#define | UNIV_LINT_EN_VIRQ4 (1<<4) |
|
#define | UNIV_LINT_EN_VIRQ3 (1<<3) |
|
#define | UNIV_LINT_EN_VIRQ2 (1<<2) |
|
#define | UNIV_LINT_EN_VIRQ1 (1<<1) |
|
#define | UNIV_LINT_EN_VOWN (1<<0) |
|
#define | UNIV_REGOFF_LINT_STAT 0x304 |
|
#define | UNIV_LINT_STAT_LM3 (1<<23) |
|
#define | UNIV_LINT_STAT_LM2 (1<<22) |
|
#define | UNIV_LINT_STAT_LM1 (1<<21) |
|
#define | UNIV_LINT_STAT_LM0 (1<<20) |
|
#define | UNIV_LINT_STAT_MBOX3 (1<<19) |
|
#define | UNIV_LINT_STAT_MBOX2 (1<<18) |
|
#define | UNIV_LINT_STAT_MBOX1 (1<<17) |
|
#define | UNIV_LINT_STAT_MBOX0 (1<<16) |
|
#define | UNIV_LINT_STAT_ACFAIL (1<<15) |
|
#define | UNIV_LINT_STAT_SYSFAIL (1<<14) |
|
#define | UNIV_LINT_STAT_SW_INT (1<<13) |
|
#define | UNIV_LINT_STAT_SW_IACK (1<<12) |
|
#define | UNIV_LINT_STAT_VERR (1<<10) |
|
#define | UNIV_LINT_STAT_LERR (1<<9) |
|
#define | UNIV_LINT_STAT_DMA (1<<8) |
|
#define | UNIV_LINT_STAT_VIRQ7 (1<<7) |
|
#define | UNIV_LINT_STAT_VIRQ6 (1<<6) |
|
#define | UNIV_LINT_STAT_VIRQ5 (1<<5) |
|
#define | UNIV_LINT_STAT_VIRQ4 (1<<4) |
|
#define | UNIV_LINT_STAT_VIRQ3 (1<<3) |
|
#define | UNIV_LINT_STAT_VIRQ2 (1<<2) |
|
#define | UNIV_LINT_STAT_VIRQ1 (1<<1) |
|
#define | UNIV_LINT_STAT_VOWN (1<<0) |
|
#define | UNIV_LINT_STAT_CLR (0xfff7ff) |
|
#define | UNIV_REGOFF_LINT_MAP0 0x308 |
| #define | UNIV_LINT_MAP0_VIRQ7(lint) |
| #define | UNIV_LINT_MAP0_VIRQ6(lint) |
| #define | UNIV_LINT_MAP0_VIRQ5(lint) |
| #define | UNIV_LINT_MAP0_VIRQ4(lint) |
| #define | UNIV_LINT_MAP0_VIRQ3(lint) |
| #define | UNIV_LINT_MAP0_VIRQ2(lint) |
| #define | UNIV_LINT_MAP0_VIRQ1(lint) |
| #define | UNIV_LINT_MAP0_VOWN(lint) |
|
#define | UNIV_REGOFF_LINT_MAP1 0x30c |
| #define | UNIV_LINT_MAP1_ACFAIL(lint) |
| #define | UNIV_LINT_MAP1_SYSFAIL(lint) |
| #define | UNIV_LINT_MAP1_SW_INT(lint) |
| #define | UNIV_LINT_MAP1_SW_IACK(lint) |
| #define | UNIV_LINT_MAP1_VERR(lint) |
| #define | UNIV_LINT_MAP1_LERR(lint) |
| #define | UNIV_LINT_MAP1_DMA(lint) |
|
#define | UNIV_REGOFF_VINT_EN 0x310 |
|
#define | UNIV_VINT_EN_DISABLE_ALL 0 |
|
#define | UNIV_VINT_EN_SWINT (1<<12) |
| #define | UNIV_VINT_EN_SWINT_LVL(l) |
|
#define | UNIV_REGOFF_VINT_STAT 0x314 |
| #define | UNIV_VINT_STAT_LINT(lint) |
|
#define | UNIV_VINT_STAT_LINT_MASK (0xff) |
|
#define | UNIV_VINT_STAT_CLR (0xfe0f17ff) |
| #define | UNIV_VINT_STAT_SWINT(l) |
|
#define | UNIV_REGOFF_VINT_MAP0 0x318 |
|
#define | UNIV_REGOFF_VINT_MAP1 0x31c |
| #define | UNIV_VINT_MAP1_SWINT(level) |
|
#define | UNIV_REGOFF_VINT_STATID 0x320 |
| #define | UNIV_VINT_STATID(id) |
|
#define | UNIV_REGOFF_VIRQ1_STATID 0x324 |
|
#define | UNIV_REGOFF_VIRQ2_STATID 0x328 |
|
#define | UNIV_REGOFF_VIRQ3_STATID 0x32c |
|
#define | UNIV_REGOFF_VIRQ4_STATID 0x330 |
|
#define | UNIV_REGOFF_VIRQ5_STATID 0x334 |
|
#define | UNIV_REGOFF_VIRQ6_STATID 0x338 |
|
#define | UNIV_REGOFF_VIRQ7_STATID 0x33c |
|
#define | UNIV_VIRQ_ERR (1<<8) |
|
#define | UNIV_VIRQ_STATID_MASK (0xff) |
|
#define | UNIV_REGOFF_LINT_MAP2 0x340 |
| #define | UNIV_LINT_MAP2_LM3(lint) |
| #define | UNIV_LINT_MAP2_LM2(lint) |
| #define | UNIV_LINT_MAP2_LM1(lint) |
| #define | UNIV_LINT_MAP2_LM0(lint) |
| #define | UNIV_LINT_MAP2_MBOX3(lint) |
| #define | UNIV_LINT_MAP2_MBOX2(lint) |
| #define | UNIV_LINT_MAP2_MBOX1(lint) |
| #define | UNIV_LINT_MAP2_MBOX0(lint) |
|
#define | UNIV_REGOFF_VINT_MAP2 0x344 |
| #define | UNIV_VINT_MAP2_MBOX3(vint) |
| #define | UNIV_VINT_MAP2_MBOX2(vint) |
| #define | UNIV_VINT_MAP2_MBOX1(vint) |
| #define | UNIV_VINT_MAP2_MBOX0(vint) |
|
#define | UNIV_REGOFF_MBOX0 0x348 |
|
#define | UNIV_REGOFF_MBOX1 0x34c |
|
#define | UNIV_REGOFF_MBOX2 0x350 |
|
#define | UNIV_REGOFF_MBOX3 0x354 |
|
#define | UNIV_REGOFF_SEMA0 0x358 |
|
#define | UNIV_REGOFF_SEMA1 0x35c |
|
#define | UNIV_REGOFF_MAST_CTL 0x400 |
| #define | UNIV_MAST_CTL_MAXRTRY(val) |
| #define | UNIV_MAST_CTL_PWON(val) |
| #define | UNIV_MAST_CTL_VRL(val) |
|
#define | UNIV_MAST_CTL_VRM (1<<21) |
|
#define | UNIV_MAST_CTL_VREL (1<<20) |
|
#define | UNIV_MAST_CTL_VOWN (1<<19) |
|
#define | UNIV_MAST_CTL_VOWN_ACK (1<<18) |
| #define | UNIV_MAST_CTL_PABS(val) |
| #define | UNIV_MAST_CTL_BUS_NO(val) |
|
#define | UNIV_REGOFF_MISC_CTL 0x404 |
| #define | UNIV_MISC_CTL_VBTO(val) |
|
#define | UNIV_MISC_CTL_VARB (1<<26) |
| #define | UNIV_MISC_CTL_VARBTO(val) |
|
#define | UNIV_MISC_CTL_SW_LRST (1<<23) |
|
#define | UNIV_MISC_CTL_SW_SYSRST (1<<22) |
|
#define | UNIV_MISC_CTL_BI (1<<20) |
|
#define | UNIV_MISC_CTL_ENGBI (1<<19) |
|
#define | UNIV_MISC_CTL_SYSCON (1<<17) |
|
#define | UNIV_MISC_CTL_V64AUTO (1<<16) |
|
#define | UNIV_REGOFF_U2SPEC 0x4fc |
|
#define | UNIV_U2SPEC_DTKFLTR (1<<12) |
|
#define | UNIV_U2SPEC_MASt11 (1<<10) |
|
#define | UNIV_U2SPEC_READt27_DEFAULT (0<<8) |
|
#define | UNIV_U2SPEC_READt27_FAST (1<<8) |
|
#define | UNIV_U2SPEC_READt27_NODELAY (2<<8) |
|
#define | UNIV_U2SPEC_POSt28_FAST (1<<2) |
|
#define | UNIV_U2SPEC_PREt28_FAST (1<<0) |
|
#define | UNIV_REGOFF_LM_CTL 0xf64 |
|
#define | UNIV_LM_CTL_EN (1<<31) |
|
#define | UNIV_LM_CTL_PGM (1<<23) |
|
#define | UNIV_LM_CTL_DATA (1<<22) |
|
#define | UNIV_LM_CTL_SUPER (1<<21) |
|
#define | UNIV_LM_CTL_USER (1<<20) |
|
#define | UNIV_LM_CTL_VAS_A16 (0<<16) |
|
#define | UNIV_LM_CTL_VAS_A24 (1<<16) |
|
#define | UNIV_LM_CTL_VAS_A32 (2<<16) |
|
#define | UNIV_REGOFF_LM_BS 0xf68 |
|
#define | UNIV_REGOFF_VRAI_CTL 0xf70 |
|
#define | UNIV_VRAI_CTL_EN (1<<31) |
|
#define | UNIV_VRAI_CTL_PGM (1<<23) |
|
#define | UNIV_VRAI_CTL_DATA (1<<22) |
|
#define | UNIV_VRAI_CTL_SUPER (1<<21) |
|
#define | UNIV_VRAI_CTL_USER (1<<20) |
|
#define | UNIV_VRAI_CTL_VAS_A16 (0<<16) |
|
#define | UNIV_VRAI_CTL_VAS_A24 (1<<16) |
|
#define | UNIV_VRAI_CTL_VAS_A32 (2<<16) |
|
#define | UNIV_VRAI_CTL_VAS_MSK (3<<16) |
|
#define | UNIV_REGOFF_VRAI_BS 0xf74 |
|
#define | UNIV_REGOFF_VCSR_CTL 0xf80 |
|
#define | UNIV_VCSR_CTL_EN (1<<31) |
|
#define | UNIV_VCSR_CTL_LAS_PCI_MEM (0<<0) |
|
#define | UNIV_VCSR_CTL_LAS_PCI_IO (1<<0) |
|
#define | UNIV_VCSR_CTL_LAS_PCI_CFG (2<<0) |
|
#define | UNIV_REGOFF_VCSR_TO 0xf84 |
|
#define | UNIV_REGOFF_V_AMERR 0xf88 |
| #define | UNIV_V_AMERR_AMERR(reg) |
|
#define | UNIV_V_AMERR_IACK (1<<25) |
|
#define | UNIV_V_AMERR_M_ERR (1<<24) |
|
#define | UNIV_V_AMERR_V_STAT (1<<23) |
|
#define | UNIV_REGOFF_VAERR 0xf8c |
|
#define | UNIV_REGOFF_VCSR_CLR 0xff4 |
|
#define | UNIV_VCSR_CLR_RESET (1<<31) |
|
#define | UNIV_VCSR_CLR_SYSFAIL (1<<30) |
|
#define | UNIV_VCSR_CLR_FAIL (1<<29) |
|
#define | UNIV_REGOFF_VCSR_SET (0xff8) |
|
#define | UNIV_VCSR_SET_RESET (1<<31) |
|
#define | UNIV_VCSR_SET_SYSFAIL (1<<30) |
|
#define | UNIV_VCSR_SET_FAIL (1<<29) |
|
#define | UNIV_REGOFF_VCSR_BS 0xffc |
|
#define | UNIV_VCSR_BS_MASK (0xf8000000) |
|
#define | UNIV_CSR_OFFSET 0x7f000 |
|
|
int | vmeUniverseInit (void) |
|
void | vmeUniverseReset (void) |
|
void | vmeUniverseMasterPortsShow (FILE *f) |
|
void | vmeUniverseSlavePortsShow (FILE *f) |
|
void | vmeUniverseDisableAllMasters (void) |
|
void | vmeUniverseDisableAllSlaves (void) |
|
int | vmeUniverseMasterPortCfg (unsigned long port, unsigned long address_space, unsigned long vme_address, unsigned long local_address, unsigned long length) |
|
int | vmeUniverseXlateAddr (int master, int reverse, unsigned long as, unsigned long addr, unsigned long *paOut) |
|
int | vmeUniverseSlavePortCfg (unsigned long port, unsigned long address_space, unsigned long vme_address, unsigned long local_address, unsigned long length) |
|
int | vmeUniverseStartDMA (unsigned long local_addr, unsigned long vme_addr, unsigned long count) |
|
int | vmeUniverseStartDMAXX (volatile LERegister *ubase, unsigned long local_addr, unsigned long vme_addr, unsigned long count) |
|
unsigned long | vmeUniverseReadReg (unsigned long offset) |
|
void | vmeUniverseWriteReg (unsigned long value, unsigned long offset) |
|
void | vmeUniverseCvtToLE (unsigned long *ptr, unsigned long num) |
|
void | vmeUniverseResetBus (void) |
|
unsigned long | vmeUniverseReadRegXX (volatile LERegister *ubase, unsigned long offset) |
|
void | vmeUniverseWriteRegXX (volatile LERegister *ubase, unsigned long value, unsigned long offset) |
|
int | vmeUniverseXlateAddrXX (volatile LERegister *ubase, int master, int reverse, unsigned long as, unsigned long addr, unsigned long *paOut) |
|
int | vmeUniverseMasterPortCfgXX (volatile LERegister *ubase, unsigned long port, unsigned long address_space, unsigned long vme_address, unsigned long local_address, unsigned long length) |
|
int | vmeUniverseSlavePortCfgXX (volatile LERegister *ubase, unsigned long port, unsigned long address_space, unsigned long vme_address, unsigned long local_address, unsigned long length) |
|
void | vmeUniverseDisableAllMastersXX (volatile LERegister *ubase) |
|
void | vmeUniverseDisableAllSlavesXX (volatile LERegister *ubase) |
|
void | vmeUniverseMasterPortsShowXX (volatile LERegister *ubase, FILE *f) |
|
void | vmeUniverseSlavePortsShowXX (volatile LERegister *ubase, FILE *f) |
|
int | vmeUniverseIntRaiseXX (volatile LERegister *base, int level, unsigned vector) |
|
int | vmeUniverseIntRaise (int level, unsigned vector) |
|
int | vmeUniverseMapCRGXX (volatile LERegister *base, unsigned long vme_base, unsigned long address_space) |
|
int | vmeUniverseMapCRG (unsigned long vme_base, unsigned long address_space) |