RTEMS
6.3
Toggle main menu visibility
Loading...
Searching...
No Matches
bsps
mips
include
libcpu
tx3904.h
Go to the documentation of this file.
1
/* SPDX-License-Identifier: BSD-2-Clause */
2
10
11
/*
12
* COPYRIGHT (c) 1989-2012.
13
* On-Line Applications Research Corporation (OAR).
14
*
15
* Redistribution and use in source and binary forms, with or without
16
* modification, are permitted provided that the following conditions
17
* are met:
18
* 1. Redistributions of source code must retain the above copyright
19
* notice, this list of conditions and the following disclaimer.
20
* 2. Redistributions in binary form must reproduce the above copyright
21
* notice, this list of conditions and the following disclaimer in the
22
* documentation and/or other materials provided with the distribution.
23
*
24
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
25
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
28
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
30
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
31
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
32
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
34
* POSSIBILITY OF SUCH DAMAGE.
35
*/
36
37
#ifndef __TX3904_h
38
#define __TX3904_h
39
40
/*
41
* Timer Base Addresses and Offsets
42
*/
43
44
#define TX3904_TIMER0_BASE 0xFFFFF000
45
#define TX3904_TIMER1_BASE 0xFFFFF100
46
#define TX3904_TIMER2_BASE 0xFFFFF200
47
48
#define TX3904_TIMER_TCR 0x00
49
#define TX3904_TIMER_TISR 0x04
50
#define TX3904_TIMER_CPRA 0x08
51
#define TX3904_TIMER_CPRB 0x0C
52
#define TX3904_TIMER_ITMR 0x10
53
#define TX3904_TIMER_CCDR 0x20
54
#define TX3904_TIMER_PGMR 0x30
55
#define TX3904_TIMER_WTMR 0x40
56
#define TX3904_TIMER_TRR 0xF0
57
58
#define TX3904_TIMER_READ( _base, _register ) \
59
*((volatile uint32_t*)((_base) + (_register)))
60
61
#define TX3904_TIMER_WRITE( _base, _register, _value ) \
62
*((volatile uint32_t*)((_base) + (_register))) = (_value)
63
64
#endif
Generated by
1.18.0