RTEMS 6.3
Loading...
Searching...
No Matches
qoriq.h File Reference

QorIQ Configuration, Control and Status Registers. More...

#include <bsp.h>
#include <bsp/tsec.h>
#include <bsp/utility.h>

Go to the source code of this file.

Data Structures

struct  qoriq_pic_reg
struct  qoriq_pic_global_timer
struct  qoriq_pic_bit_field
struct  qoriq_pic_src_cfg
struct  qoriq_pic_per_cpu
struct  qoriq_pic
struct  qoriq_uart
struct  qoriq_gpio
struct  qoriq_usb
struct  qoriq_esdhc
struct  qoriq_lcc
struct  qoriq_law
struct  qoriq_ecm
struct  qoriq_ddr_controller
struct  qoriq_i2c
struct  qoriq_local_bus
struct  qoriq_spi
struct  qoriq_pci_express
struct  qoriq_tdm
struct  qoriq_l2_cache
struct  qoriq_dma
struct  qoriq_tdm_dma
struct  qoriq_sec
struct  qoriq_serial_rapid_io
struct  qoriq_global_utilities
struct  qoriq_performance_monitor
struct  qoriq_debug_watchpoint
struct  qoriq_serdes
struct  qoriq_boot_rom
struct  qoriq_ccsr

Macros

#define QORIQ_FILL(a, b, s)
#define QORIQ_RESERVE(a, b)
#define GTCCR_TOG   BSP_BBIT32(0)
#define GTCCR_COUNT_GET(reg)
#define GTBCR_CI   BSP_BBIT32(0)
#define GTBCR_COUNT(val)
#define GTBCR_COUNT_GET(reg)
#define GTBCR_COUNT_SET(reg, val)
#define GTTCR_ROVR(val)
#define GTTCR_ROVR_GET(reg)
#define GTTCR_ROVR_SET(reg, val)
#define GTTCR_RTM   BSP_BBIT32(15)
#define GTTCR_CLKR(val)
#define GTTCR_CLKR_GET(reg)
#define GTTCR_CLKR_SET(reg, val)
#define GTTCR_CASC(val)
#define GTTCR_CASC_GET(reg)
#define GTTCR_CASC_SET(reg, val)
#define CCSRBAR_BASE_ADDR(val)
#define CCSRBAR_BASE_ADDR_GET(reg)
#define CCSRBAR_BASE_ADDR_SET(reg, val)
#define ALTCBAR_BASE_ADDR(val)
#define ALTCBAR_BASE_ADDR_GET(reg)
#define ALTCBAR_BASE_ADDR_SET(reg, val)
#define ALTCAR_EN   BSP_BBIT32(0)
#define ALTCAR_TRGT_ID(val)
#define ALTCAR_TRGT_ID_GET(reg)
#define ALTCAR_TRGT_ID_SET(reg, val)
#define BPTR_EN   BSP_BBIT32(0)
#define BPTR_BOOT_PAGE(val)
#define BPTR_BOOT_PAGE_GET(reg)
#define BPTR_BOOT_PAGE_SET(reg, val)
#define LAWBAR_BASE_ADDR(val)
#define LAWBAR_BASE_ADDR_GET(reg)
#define LAWBAR_BASE_ADDR_SET(reg, val)
#define LAWAR_EN   BSP_BBIT32(0)
#define LAWAR_TRGT(val)
#define LAWAR_TRGT_GET(reg)
#define LAWAR_TRGT_SET(reg, val)
#define LAWAR_SIZE(val)
#define LAWAR_SIZE_GET(reg)
#define LAWAR_SIZE_SET(reg, val)

Typedefs

typedef struct qoriq_ccsr qoriq_ccsr

Variables

volatile qoriq_ccsr qoriq

Detailed Description

QorIQ Configuration, Control and Status Registers.

Macro Definition Documentation

◆ ALTCAR_TRGT_ID

#define ALTCAR_TRGT_ID ( val)
Value:
BSP_BFLD32(val, 8, 11)

◆ ALTCAR_TRGT_ID_GET

#define ALTCAR_TRGT_ID_GET ( reg)
Value:
BSP_BFLD32GET(reg, 8, 11)

◆ ALTCAR_TRGT_ID_SET

#define ALTCAR_TRGT_ID_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 8, 11)

◆ ALTCBAR_BASE_ADDR

#define ALTCBAR_BASE_ADDR ( val)
Value:
BSP_BFLD32(val, 8, 23)

◆ ALTCBAR_BASE_ADDR_GET

#define ALTCBAR_BASE_ADDR_GET ( reg)
Value:
BSP_BFLD32GET(reg, 8, 23)

◆ ALTCBAR_BASE_ADDR_SET

#define ALTCBAR_BASE_ADDR_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 8, 23)

◆ BPTR_BOOT_PAGE

#define BPTR_BOOT_PAGE ( val)
Value:
BSP_BFLD32(val, 8, 31)

◆ BPTR_BOOT_PAGE_GET

#define BPTR_BOOT_PAGE_GET ( reg)
Value:
BSP_BFLD32GET(reg, 8, 31)

◆ BPTR_BOOT_PAGE_SET

#define BPTR_BOOT_PAGE_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 8, 31)

◆ CCSRBAR_BASE_ADDR

#define CCSRBAR_BASE_ADDR ( val)
Value:
BSP_BFLD32(val, 8, 23)

◆ CCSRBAR_BASE_ADDR_GET

#define CCSRBAR_BASE_ADDR_GET ( reg)
Value:
BSP_BFLD32GET(reg, 8, 23)

◆ CCSRBAR_BASE_ADDR_SET

#define CCSRBAR_BASE_ADDR_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 8, 23)

◆ GTBCR_COUNT

#define GTBCR_COUNT ( val)
Value:
BSP_BFLD32(val, 1, 31)

◆ GTBCR_COUNT_GET

#define GTBCR_COUNT_GET ( reg)
Value:
BSP_BFLD32GET(reg, 1, 31)

◆ GTBCR_COUNT_SET

#define GTBCR_COUNT_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 1, 31)

◆ GTCCR_COUNT_GET

#define GTCCR_COUNT_GET ( reg)
Value:
BSP_BFLD32GET(reg, 1, 31)

◆ GTTCR_CASC

#define GTTCR_CASC ( val)
Value:
BSP_BFLD32(val, 29, 31)

◆ GTTCR_CASC_GET

#define GTTCR_CASC_GET ( reg)
Value:
BSP_BFLD32GET(reg, 29, 31)

◆ GTTCR_CASC_SET

#define GTTCR_CASC_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 29, 31)

◆ GTTCR_CLKR

#define GTTCR_CLKR ( val)
Value:
BSP_BFLD32(val, 22, 23)

◆ GTTCR_CLKR_GET

#define GTTCR_CLKR_GET ( reg)
Value:
BSP_BFLD32GET(reg, 22, 23)

◆ GTTCR_CLKR_SET

#define GTTCR_CLKR_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 22, 23)

◆ GTTCR_ROVR

#define GTTCR_ROVR ( val)
Value:
BSP_BFLD32(val, 5, 7)

◆ GTTCR_ROVR_GET

#define GTTCR_ROVR_GET ( reg)
Value:
BSP_BFLD32GET(reg, 5, 7)

◆ GTTCR_ROVR_SET

#define GTTCR_ROVR_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 5, 7)

◆ LAWAR_SIZE

#define LAWAR_SIZE ( val)
Value:
BSP_BFLD32(val, 26, 31)

◆ LAWAR_SIZE_GET

#define LAWAR_SIZE_GET ( reg)
Value:
BSP_BFLD32GET(reg, 26, 31)

◆ LAWAR_SIZE_SET

#define LAWAR_SIZE_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 26, 31)

◆ LAWAR_TRGT

#define LAWAR_TRGT ( val)
Value:
BSP_BFLD32(val, 8, 11)

◆ LAWAR_TRGT_GET

#define LAWAR_TRGT_GET ( reg)
Value:
BSP_BFLD32GET(reg, 8, 11)

◆ LAWAR_TRGT_SET

#define LAWAR_TRGT_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 8, 11)

◆ LAWBAR_BASE_ADDR

#define LAWBAR_BASE_ADDR ( val)
Value:
BSP_BFLD32(val, 8, 31)

◆ LAWBAR_BASE_ADDR_GET

#define LAWBAR_BASE_ADDR_GET ( reg)
Value:
BSP_BFLD32GET(reg, 8, 31)

◆ LAWBAR_BASE_ADDR_SET

#define LAWBAR_BASE_ADDR_SET ( reg,
val )
Value:
BSP_BFLD32SET(reg, val, 8, 31)

◆ QORIQ_FILL

#define QORIQ_FILL ( a,
b,
s )
Value:
uint8_t reserved_ ## b [b - a - sizeof(s)]

◆ QORIQ_RESERVE

#define QORIQ_RESERVE ( a,
b )
Value:
uint8_t reserved_ ## b [b - a]