RTEMS 6.3
Loading...
Searching...
No Matches
Counter 0-15 max/latch register (CSVAL)

This group contains register bit definitions. More...

Macros

#define L4STAT_CSVAL_CSVAL_SHIFT   0
#define L4STAT_CSVAL_CSVAL_MASK   0xffffffffU
#define L4STAT_CSVAL_CSVAL_GET(_reg)
#define L4STAT_CSVAL_CSVAL_SET(_reg, _val)
#define L4STAT_CSVAL_CSVAL(_val)

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ L4STAT_CSVAL_CSVAL

#define L4STAT_CSVAL_CSVAL ( _val)
Value:
( ( ( _val ) << L4STAT_CSVAL_CSVAL_SHIFT ) & \
L4STAT_CSVAL_CSVAL_MASK )

◆ L4STAT_CSVAL_CSVAL_GET

#define L4STAT_CSVAL_CSVAL_GET ( _reg)
Value:
( ( ( _reg ) & L4STAT_CSVAL_CSVAL_MASK ) >> \
L4STAT_CSVAL_CSVAL_SHIFT )

◆ L4STAT_CSVAL_CSVAL_SET

#define L4STAT_CSVAL_CSVAL_SET ( _reg,
_val )
Value:
( ( ( _reg ) & ~L4STAT_CSVAL_CSVAL_MASK ) | \
( ( ( _val ) << L4STAT_CSVAL_CSVAL_SHIFT ) & \
L4STAT_CSVAL_CSVAL_MASK ) )