![]() |
RTEMS 6.3
|
This group contains register bit definitions. More...
Macros | |
| #define | IRQAMP_WDOGCTRL_NWDOG_SHIFT 27 |
| #define | IRQAMP_WDOGCTRL_NWDOG_MASK 0xf8000000U |
| #define | IRQAMP_WDOGCTRL_NWDOG_GET(_reg) |
| #define | IRQAMP_WDOGCTRL_NWDOG_SET(_reg, _val) |
| #define | IRQAMP_WDOGCTRL_NWDOG(_val) |
| #define | IRQAMP_WDOGCTRL_WDOGIRQ_SHIFT 16 |
| #define | IRQAMP_WDOGCTRL_WDOGIRQ_MASK 0xf0000U |
| #define | IRQAMP_WDOGCTRL_WDOGIRQ_GET(_reg) |
| #define | IRQAMP_WDOGCTRL_WDOGIRQ_SET(_reg, _val) |
| #define | IRQAMP_WDOGCTRL_WDOGIRQ(_val) |
| #define | IRQAMP_WDOGCTRL_WDOGMSK_SHIFT 0 |
| #define | IRQAMP_WDOGCTRL_WDOGMSK_MASK 0xfU |
| #define | IRQAMP_WDOGCTRL_WDOGMSK_GET(_reg) |
| #define | IRQAMP_WDOGCTRL_WDOGMSK_SET(_reg, _val) |
| #define | IRQAMP_WDOGCTRL_WDOGMSK(_val) |
This group contains register bit definitions.
| #define IRQAMP_WDOGCTRL_NWDOG | ( | _val | ) |
| #define IRQAMP_WDOGCTRL_NWDOG_GET | ( | _reg | ) |
| #define IRQAMP_WDOGCTRL_NWDOG_SET | ( | _reg, | |
| _val ) |
| #define IRQAMP_WDOGCTRL_WDOGIRQ | ( | _val | ) |
| #define IRQAMP_WDOGCTRL_WDOGIRQ_GET | ( | _reg | ) |
| #define IRQAMP_WDOGCTRL_WDOGIRQ_SET | ( | _reg, | |
| _val ) |
| #define IRQAMP_WDOGCTRL_WDOGMSK | ( | _val | ) |
| #define IRQAMP_WDOGCTRL_WDOGMSK_GET | ( | _reg | ) |
| #define IRQAMP_WDOGCTRL_WDOGMSK_SET | ( | _reg, | |
| _val ) |