RTEMS 6.3
Loading...
Searching...
No Matches
Memory configuration register 3 (MCFG3)

This group contains register bit definitions. More...

Macros

#define FTMCTRL_MCFG3_ME   0x8000000U
#define FTMCTRL_MCFG3_WB   0x800U
#define FTMCTRL_MCFG3_RB   0x400U
#define FTMCTRL_MCFG3_PE   0x100U
#define FTMCTRL_MCFG3_TCB_SHIFT   0
#define FTMCTRL_MCFG3_TCB_MASK   0xffU
#define FTMCTRL_MCFG3_TCB_GET(_reg)
#define FTMCTRL_MCFG3_TCB_SET(_reg, _val)
#define FTMCTRL_MCFG3_TCB(_val)

Detailed Description

This group contains register bit definitions.

Macro Definition Documentation

◆ FTMCTRL_MCFG3_TCB

#define FTMCTRL_MCFG3_TCB ( _val)
Value:
( ( ( _val ) << FTMCTRL_MCFG3_TCB_SHIFT ) & \
FTMCTRL_MCFG3_TCB_MASK )

◆ FTMCTRL_MCFG3_TCB_GET

#define FTMCTRL_MCFG3_TCB_GET ( _reg)
Value:
( ( ( _reg ) & FTMCTRL_MCFG3_TCB_MASK ) >> \
FTMCTRL_MCFG3_TCB_SHIFT )

◆ FTMCTRL_MCFG3_TCB_SET

#define FTMCTRL_MCFG3_TCB_SET ( _reg,
_val )
Value:
( ( ( _reg ) & ~FTMCTRL_MCFG3_TCB_MASK ) | \
( ( ( _val ) << FTMCTRL_MCFG3_TCB_SHIFT ) & \
FTMCTRL_MCFG3_TCB_MASK ) )