![]() |
RTEMS 6.3
|
This group contains register bit definitions. More...
Macros | |
| #define | FTMCTRL_MCFG1_PBRDY 0x40000000U |
| #define | FTMCTRL_MCFG1_ABRDY 0x20000000U |
| #define | FTMCTRL_MCFG1_IOBUSW_SHIFT 27 |
| #define | FTMCTRL_MCFG1_IOBUSW_MASK 0x18000000U |
| #define | FTMCTRL_MCFG1_IOBUSW_GET(_reg) |
| #define | FTMCTRL_MCFG1_IOBUSW_SET(_reg, _val) |
| #define | FTMCTRL_MCFG1_IOBUSW(_val) |
| #define | FTMCTRL_MCFG1_IBRDY 0x4000000U |
| #define | FTMCTRL_MCFG1_BEXCN 0x2000000U |
| #define | FTMCTRL_MCFG1_IO_WAITSTATES_SHIFT 20 |
| #define | FTMCTRL_MCFG1_IO_WAITSTATES_MASK 0xf00000U |
| #define | FTMCTRL_MCFG1_IO_WAITSTATES_GET(_reg) |
| #define | FTMCTRL_MCFG1_IO_WAITSTATES_SET(_reg, _val) |
| #define | FTMCTRL_MCFG1_IO_WAITSTATES(_val) |
| #define | FTMCTRL_MCFG1_IOEN 0x80000U |
| #define | FTMCTRL_MCFG1_R 0x40000U |
| #define | FTMCTRL_MCFG1_ROMBANKSZ_SHIFT 14 |
| #define | FTMCTRL_MCFG1_ROMBANKSZ_MASK 0x3c000U |
| #define | FTMCTRL_MCFG1_ROMBANKSZ_GET(_reg) |
| #define | FTMCTRL_MCFG1_ROMBANKSZ_SET(_reg, _val) |
| #define | FTMCTRL_MCFG1_ROMBANKSZ(_val) |
| #define | FTMCTRL_MCFG1_PWEN 0x800U |
| #define | FTMCTRL_MCFG1_PROM_WIDTH_SHIFT 8 |
| #define | FTMCTRL_MCFG1_PROM_WIDTH_MASK 0x300U |
| #define | FTMCTRL_MCFG1_PROM_WIDTH_GET(_reg) |
| #define | FTMCTRL_MCFG1_PROM_WIDTH_SET(_reg, _val) |
| #define | FTMCTRL_MCFG1_PROM_WIDTH(_val) |
| #define | FTMCTRL_MCFG1_PROM_WRITE_WS_SHIFT 4 |
| #define | FTMCTRL_MCFG1_PROM_WRITE_WS_MASK 0xf0U |
| #define | FTMCTRL_MCFG1_PROM_WRITE_WS_GET(_reg) |
| #define | FTMCTRL_MCFG1_PROM_WRITE_WS_SET(_reg, _val) |
| #define | FTMCTRL_MCFG1_PROM_WRITE_WS(_val) |
| #define | FTMCTRL_MCFG1_PROM_READ_WS_SHIFT 0 |
| #define | FTMCTRL_MCFG1_PROM_READ_WS_MASK 0xfU |
| #define | FTMCTRL_MCFG1_PROM_READ_WS_GET(_reg) |
| #define | FTMCTRL_MCFG1_PROM_READ_WS_SET(_reg, _val) |
| #define | FTMCTRL_MCFG1_PROM_READ_WS(_val) |
This group contains register bit definitions.
| #define FTMCTRL_MCFG1_IO_WAITSTATES | ( | _val | ) |
| #define FTMCTRL_MCFG1_IO_WAITSTATES_GET | ( | _reg | ) |
| #define FTMCTRL_MCFG1_IO_WAITSTATES_SET | ( | _reg, | |
| _val ) |
| #define FTMCTRL_MCFG1_IOBUSW | ( | _val | ) |
| #define FTMCTRL_MCFG1_IOBUSW_GET | ( | _reg | ) |
| #define FTMCTRL_MCFG1_IOBUSW_SET | ( | _reg, | |
| _val ) |
| #define FTMCTRL_MCFG1_PROM_READ_WS | ( | _val | ) |
| #define FTMCTRL_MCFG1_PROM_READ_WS_GET | ( | _reg | ) |
| #define FTMCTRL_MCFG1_PROM_READ_WS_SET | ( | _reg, | |
| _val ) |
| #define FTMCTRL_MCFG1_PROM_WIDTH | ( | _val | ) |
| #define FTMCTRL_MCFG1_PROM_WIDTH_GET | ( | _reg | ) |
| #define FTMCTRL_MCFG1_PROM_WIDTH_SET | ( | _reg, | |
| _val ) |
| #define FTMCTRL_MCFG1_PROM_WRITE_WS | ( | _val | ) |
| #define FTMCTRL_MCFG1_PROM_WRITE_WS_GET | ( | _reg | ) |
| #define FTMCTRL_MCFG1_PROM_WRITE_WS_SET | ( | _reg, | |
| _val ) |
| #define FTMCTRL_MCFG1_ROMBANKSZ | ( | _val | ) |
| #define FTMCTRL_MCFG1_ROMBANKSZ_GET | ( | _reg | ) |
| #define FTMCTRL_MCFG1_ROMBANKSZ_SET | ( | _reg, | |
| _val ) |