RTEMS 4.9.5 On-Line Library

M68xxx and Coldfire Specific Information Default Fatal Error Processing

RTEMS CPU Architecture Supplement

5.5: Default Fatal Error Processing

The default fatal error handler for this architecture disables processor interrupts to level 7, places the error code in D0, and executes a stop instruction to simulate a halt processor instruction.

RTEMS CPU Architecture Supplement