RTEMS 4.9.4 On-Line Library

MIPS Specific Information Default Fatal Error Processing

RTEMS CPU Architecture Supplement

6.5: Default Fatal Error Processing

The default fatal error handler for this target architecture disables processor interrupts, places the error code in XXX, and executes a XXX instruction to simulate a halt processor instruction.

RTEMS CPU Architecture Supplement