RTEMS CPU Architecture Supplement
Although RTEMS hides many of the processor dependent details of interrupt processing, it is important to understand how the RTEMS interrupt manager is mapped onto the processor's unique architecture. Discussed in this chapter are the MIPS's interrupt response and control mechanisms as they pertain to RTEMS.
RTEMS CPU Architecture Supplement
Copyright © 1988-2008 OAR Corporation