RTEMS CPU Architecture Supplement
The default fatal error handler for this architecture disables processor interrupts, places the error code in EAX, and executes a HLT instruction to halt the processor.
RTEMS CPU Architecture Supplement
Copyright © 1988-2008 OAR Corporation